Patents Assigned to Renesas Technology Corporation
-
Publication number: 20090322402Abstract: A semiconductor integrated circuit device provided with a first circuit block BLK1, a second circuit block DRV1 and a conversion circuit MIO1 for connecting the first circuit block to the second circuit block. The first circuit block includes a first mode for applying a supply voltage and a second mode for shutting off the supply voltage. The conversion circuit is provided with a function for maintaining the potential of an input node of the second circuit block at an operation potential, thereby suppressing a penetrating current flow when the first circuit block is in the second mode. The conversion circuit (MIO1 to MIO4) are commonly used for connecting circuit blocks.Type: ApplicationFiled: September 8, 2009Publication date: December 31, 2009Applicant: RENESAS TECHNOLOGY CORPORATIONInventors: Hiroyuki MIZUNO, Yusuke KANNO, Kazumasa YANAGISAWA, Yoshihiko YASU, Nobuhiro OODAIRA
-
Publication number: 20090317945Abstract: Size of a chipping is made small, suppressing blinding of a blade, when performing dicing of a wafer. When cutting a wafer, cutting is performed so that the portion of a V character-shaped shoulder may enter below the front surface of a wafer (depth Z2 from a substrate front surface) using the metal-bond blade which includes the abrasive particle whose fineness number is more than #3000, and whose point is V character form. By processing it in this way, cutting resistance goes up and blinding of a blade can be prevented. Hereby, the size of a chipping can be suppressed small, preventing blinding of a blade.Type: ApplicationFiled: August 26, 2009Publication date: December 24, 2009Applicant: Renesas Technology CorporationInventor: Naoki IZUMI
-
Publication number: 20090310410Abstract: A sub-decoder element provided corresponding to each word line is constructed by the same conductive type MOS transistors. The sub-decoder elements are arranged in a plurality of columns such that the layout of active regions for forming the sub-decoder elements is inverted in a Y direction and displaced by one sub-decoder element in an X direction. The arrangement of the sub-decoder elements is adjusted such that high voltage is not applied to both of gate electrodes adjacent in the Y direction. A well voltage of a well region for forming the sub-decoder element group is set to a voltage level such that a source to substrate of the transistor of the sub-decoder element is set into a deep reversed-bias state. In a nonvolatile semiconductor memory device, the leakage by a parasitic MOS in a sub-decoder circuit or word line driving circuit to which a positive or negative high voltage is supplied, can be suppressed.Type: ApplicationFiled: August 24, 2009Publication date: December 17, 2009Applicant: Renesas Technology CorporationInventors: Yoshihiko Kusakabe, Kenichi Oto, Satoshi Kawasaki
-
Patent number: 7630068Abstract: Defect detection is performed with two settings, that is, setting of a focus position where a signal intensity obtained from a dot pattern is maximum and setting of a focus position where a signal intensity obtained from a hole pattern is maximum. In addition, defect detection is performed at a predetermined focus position previously set and for the detected defect, the focus position is changed at that position to find a focus position where the signal intensity is maximum. If the focus position is away from a signal light-receiving system, the defect is determined as dot-shaped. If the focus position is close to the signal light-receiving system, the defect is determined as hole-shaped. If the focus position is intermediate of them, the defect is determined as an elongated-shaped.Type: GrantFiled: February 16, 2007Date of Patent: December 8, 2009Assignee: Renesas Technology CorporationInventors: Toshihiko Tanaka, Tsuneo Terasawa, Yoshihiro Tezuka
-
Publication number: 20090297959Abstract: A shading area having a transmissivity in the range of 0 to 2% is formed at the center of a clear defect in a wiring pattern of a half tone mask. Semitransparent areas having a transmissivity in the range of 10 to 25% are formed, adjacently to shading area, in areas extending from the inside of the edge of an imaginary pattern having no defect to the outside of the edge. In this way, in the correction of the defect in the half tone mask, the working accuracy tolerable margin of the correction portion of the defect can be made large.Type: ApplicationFiled: August 6, 2009Publication date: December 3, 2009Applicant: RENESAS TECHNOLOGY CORPORATIONInventors: Yoshikazu NAGAMURA, Kouji Tange, Kouki Hayashi, Hidehiro Ikeda
-
Publication number: 20090296684Abstract: Synchronization methods and systems for communications over a multi-band system are presented. A synchronization technique for communications over a multi-band system includes receiving a packet of preamble symbols respectively transmitted over a sequence of frequency sub-bands according to one of a plurality of frequency hopping patterns, wherein the plurality of frequency hopping patterns are partitioned into a plurality of disjoint groups, each group having a different associated periodicity; computing, in parallel, respective autocorrelation values of the packet received in a selected frequency sub-band at a plurality of symbol delays; and selecting one of the plurality of groups of frequency hopping patterns based on the autocorrelation values at the plurality of symbol delays.Type: ApplicationFiled: May 19, 2009Publication date: December 3, 2009Applicant: Renesas Technology CorporationInventors: Zhenzhen Ye, Chunjie Duan, Philip Orlik, Jinyun Zhang
-
Patent number: 7626267Abstract: Interconnections are formed over an interlayer insulating film which covers MISFETQ1 formed on the principal surface of a semiconductor substrate, while dummy interconnections are disposed in a region spaced from such interconnections. Dummy interconnections are disposed also in a scribing area. Dummy interconnections are not formed at the peripheries of a bonding pad and a marker. In addition, a gate electrode of a MISFET and a dummy gate interconnection formed of the same layer are disposed. Furthermore, dummy regions are disposed in a shallow trench element-isolation region. After such dummy members are disposed, an insulating film is planarized by the CMP method.Type: GrantFiled: August 13, 2007Date of Patent: December 1, 2009Assignee: Renesas Technology CorporationInventors: Yasushi Koubuchi, Koichi Nagasawa, Masahiro Moniwa, Youhei Yamada, Toshifumi Takeda
-
Patent number: 7613903Abstract: A data processing device includes a processor core, and a memory interface portion arranged between the processor core and an external memory mapped into a predetermined external memory space. The memory interface portion includes a fetch circuit for receiving an address value for access to the external memory space from the processor core, and fetching the data at the address in the external memory, a translator for translating the nonnative instruction fetched from the external memory into the native instruction, and a select circuit for selectively applying the data read from the external memory space and the instruction prepared by translating the instruction read from the external memory space by the translator to the processor core depending on whether the address value for the access to the external memory space is in a predetermined region or not.Type: GrantFiled: July 25, 2001Date of Patent: November 3, 2009Assignee: Renesas Technology CorporationInventor: Toyohiko Yoshida
-
Patent number: 7613863Abstract: A CAN module receives a message from a CAN bus to store the same in a message box unit of a message box. A reception request signal is output from the message box unit to a DMAC/IF. The DMAC/IF outputs a 7-bit encoded address together with a transfer request signal. A DMAC accesses a selected message box unit of the CAN module and a memory based on the transfer request signal and the 7-bit encoded address to transfer the message stored in the selected message box unit to the memory.Type: GrantFiled: April 1, 2008Date of Patent: November 3, 2009Assignee: Renesas Technology CorporationInventors: Hideo Inoue, Isao Minematsu, Takahiro Ikenobe
-
Patent number: 7612601Abstract: A semiconductor integrated circuit device provided with a first circuit block BLK1, a second circuit block DRV1 and a conversion circuit MIO1 for connecting the first circuit block to the second circuit block. The first circuit block includes a first mode for applying a supply voltage and a second mode for shutting off the supply voltage. The conversion circuit is provided with a function for maintaining the potential of an input node of the second circuit block at an operation potential, thereby suppressing a penetrating current flow when the first circuit block is in the second mode. The conversion circuit (MIO1 to MIO4) are commonly used for connecting circuit blocks.Type: GrantFiled: April 13, 2007Date of Patent: November 3, 2009Assignee: Renesas Technology CorporationInventors: Hiroyuki Mizuno, Yusuke Kanno, Kazumasa Yanagisawa, Yohihiko Yasu, Nobuhiro Oodaira
-
Patent number: 7608899Abstract: Diffusion layers 2-5 are formed on a silicon substrate 1, and gate dielectric films 6, 7 and gate lectrodes 8, 9 are formed on these diffusion layers 2-5 so as to be MOS transistors. Zirconium oxide or hafnium oxide is used as a major component of gate dielectric films 6, 7. Gate dielectric films 6, 7 are formed, for example, by CVD. As substrate 1, there is used one of which the surface is (111) crystal face so as to prevent diffusion of oxygen into silicon substrate 1 or gate electrodes 8, 9. In case of using a substrate of which the surface is (111) crystal face, diffusion coefficient of oxygen is less than 1/100 of the case in which a silicon substrate of which the surface is (001) crystal face is used, and oxygen diffusion is controlled. Thus, oxygen diffusion is controlled, generation of leakage current is prevented and properties are improved. There is realized a semiconductor device having high reliability and capable of preventing deterioration of characteristics concomitant to miniaturization.Type: GrantFiled: November 7, 2007Date of Patent: October 27, 2009Assignee: Renesas Technology CorporationInventors: Tomio Iwasaki, Hiroshi Moriya, Hideo Miura, Shuji Ikeda
-
Patent number: 7604925Abstract: A production method of a semiconductor device which includes the steps of exposing a resist coated on a substrate of a semiconductor device by projecting a light pattern on the substrate of the semiconductor device, developing the resist exposed by the light pattern to form a wafer pattern with the resist, and etching the substrate on which the wafer pattern with the resist is formed. In the step of exposing the light pattern is formed by illuminating a mask with excimer laser light having an annular shape.Type: GrantFiled: April 29, 2005Date of Patent: October 20, 2009Assignee: Renesas Technology CorporationInventors: Minori Noguchi, Yukio Kenbo, Yoshitada Oshida, Masataka Shiba, Yasuhiro Yoshitaka, Makoto Murayama
-
Patent number: 7602654Abstract: A driver power supply circuit stepping down a power supply voltage is arranged at a power supply node of a word line driver. The driver power supply circuit includes a non-silicide resistance element of N+ doped polycrystalline silicon, and a pull-down circuit lowering a voltage level of the driver power supply node. The pull-down circuit includes a pull-down transistor having the same threshold voltage characteristics as a memory cell transistor pulling down a voltage level of the driver power supply node, and a gate control circuit adjusting at least a gate voltage of the pull-down transistor. The gate control circuit corrects the gate potential of the pull-down transistor in a manner linked to variations in threshold voltage of the memory cell transistor.Type: GrantFiled: August 9, 2007Date of Patent: October 13, 2009Assignee: Renesas Technology CorporationInventors: Makoto Yabuuchi, Koji Nii
-
Patent number: 7598796Abstract: In order to provide a semiconductor IC unit such as a microprocessor, etc., which satisfies both fast operation and lower power consumption properties with its high quality kept, the semiconductor IC unit of the present invention is composed so as to include a main circuit (LOG) provided with transistors, which is formed on a semiconductor substrate, and a substrate bias controlling circuit (VBC) used for controlling a voltage to be applied to the substrate, and the main circuit includes switching transistors (MN1 and MP1) used for controlling a voltage to be applied to the substrate and control signals output from the substrate bias controlling circuit is entered to the gate of each of the switching transistors and the control signal is returned to the substrate bias controlling circuit.Type: GrantFiled: November 27, 2007Date of Patent: October 6, 2009Assignee: Renesas Technology CorporationInventors: Hiroyuki Mizuno, Koichiro Ishibashi, Takanori Shimura, Toshihiro Hattori
-
Patent number: 7598020Abstract: A production method of a semiconductor device which includes the steps of exposing a resist coated on a substrate of a semiconductor device by projecting a light pattern on the substrate of the semiconductor device through an object lens, developing the resist exposed by the light pattern to form a wafer pattern with the resist, and etching the substrate on which the wafer pattern with the resist is formed. In the step of exposing, the light pattern projected on the substrate is formed by excimer laser light which is emitted from an annular shaped light source and which is passed through a mask having a phase shifter.Type: GrantFiled: April 29, 2005Date of Patent: October 6, 2009Assignee: Renesas Technology CorporationInventors: Minori Noguchi, Yukio Kenbo, Yoshitada Oshida, Masataka Shiba, Yasuhiro Yoshitaka, Makoto Murayama
-
Publication number: 20090244959Abstract: An end of a selected bit line in a selected column is electrically coupled to an end of a corresponding current return line by one of first and second write column select gates, which are selectively turned on in response to results of column selection. A data write circuit sets the other end of the selected bit line and the other end of the current return line to one and the other of a power supply voltage and a ground voltage in accordance with a level of write data via one of first and second data buses and an inverted data bus, respectively.Type: ApplicationFiled: June 9, 2009Publication date: October 1, 2009Applicant: Renesas Technology CorporationInventor: Hideto HIDAKA
-
Publication number: 20090237989Abstract: A width and a thickness of a bit line are represented as W1 and T1, respectively, a thickness of a digit line is represented as T2, and a distance from a center of the digit line in a thickness direction to a center of a free layer of an MTJ element in the thickness direction is represented as L1. A width of the digit line is represented as W2, and a distance from a center of the bit line in the thickness direction to the center of the free layer of the MTJ element in the thickness direction is represented as L2. The distances L1 and L2 and the cross-sectional areas S1 and S2 are set in such a manner that when L1/L2?1, a relation of (1/3)ยท(L1/L2)?S2/S1?1 is satisfied and when L1/L2?1, a relation of 1?S2/S1?3(L1/L2) is satisfied.Type: ApplicationFiled: June 2, 2009Publication date: September 24, 2009Applicant: Renesas Technology CorporationInventors: Yoshinori OKUMURA, Shuichi Ueno, Haruo Furuta
-
Publication number: 20090235058Abstract: A data processing device has an instruction decoder (1), a control logic unit (3), and ALU (4). The instruction decoder (1) decodes instruction codes of an arithmetic instruction. The control logic unit (3) detects the effective data width of operation data to be processed according to the decode result from the instruction decoder (1) and determines the number of cycles for the instruction execution corresponding to the effective data width. The ALU (4) executes the instruction with the number of cycles of the instruction execution determined by the control logic unit (3).Type: ApplicationFiled: May 26, 2009Publication date: September 17, 2009Applicant: Renesas Technology CorporationInventors: Sugako Ohtani, Hiroyuki Kondo
-
Publication number: 20090213667Abstract: An internal voltage generating circuit generates and supplies a boosted voltage higher than an internal power supply voltage, as an operating power supply voltage, to a sense amplifier in a read circuit for reading data of a memory cell. A bit line precharge current supplied via an internal data line is produced from the internal power supply voltage. It is possible to provide a nonvolatile semiconductor memory device, which can perform a precise sense operation and an accurate reading of data even under a low power supply voltage condition.Type: ApplicationFiled: May 7, 2009Publication date: August 27, 2009Applicant: Renesas Technology CorporationInventors: Takashi KUBO, Takashi ITOH, Yasuhiro KASHIWAZAKI, Taku OGURA, Kiyohiro FURUTANI
-
Publication number: 20090200610Abstract: An N? layer is formed on a semiconductor substrate, with a BOX layer interposed. In the N? layer, a trench isolation region is formed to surround the N? layer to be an element forming region. The trench isolation region is formed to reach the BOX layer, from the surface of the N? layer. Between trench isolation region and the N? layer, a P type diffusion region 10a is formed. The P type diffusion region is formed continuously without any interruption, to be in contact with the entire surface of an inner sidewall of the trench isolation region surrounding the element forming region. In the element forming region of the N? layer, a prescribed semiconductor element is formed. Thus, a semiconductor device is formed, in which electrical isolation is established reliably, without increasing the area occupied by the element forming region.Type: ApplicationFiled: March 11, 2009Publication date: August 13, 2009Applicant: RENESAS TECHNOLOGY CORPORATIONInventors: Tetsuya Nitta, Takayuki Igarashi