Patents Assigned to STMicroelectronics Crolles 2 SAS
-
Patent number: 11837678Abstract: A photodiode includes an active area formed by intrinsic germanium. The active area is located within a cavity formed in a silicon layer. The cavity is defined by opposed side walls which are angled relative to a direction perpendicular to a bottom surface of the silicon layer. The angled side walls support epitaxial growth of the intrinsic germanium with minimal lattice defects.Type: GrantFiled: September 27, 2021Date of Patent: December 5, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Charles Baudot, Sebastien Cremer, Nathalie Vulliet, Denis Pellissier-Tanon
-
Patent number: 11837647Abstract: A bipolar transistor includes a collector. The collector is formed by: a first portion of the collector which extends under an insulating trench, and a second portion of the collector which crosses through the insulating trench. The first and second portions of the collector are in physical contact.Type: GrantFiled: March 3, 2022Date of Patent: December 5, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Alexis Gauthier, Pascal Chevalier
-
Publication number: 20230387208Abstract: A lateral bipolar transistor includes an emitter region doped with a first conductivity type, having a first width and a first average doping concentration; a collector region doped with the first conductivity type, having a second width greater than the first width of the emitter region and a second average doping concentration lower than the first average doping concentration ; and a base region positioned between the emitter and collector regions. The emitter, collector and base regions are arranged in a silicon layer on an insulator layer on a substrate. A substrate region that is deprived of the silicon and insulator layers is positioned on a side of the collector region. A bias circuit is coupled, and configured to deliver, to the substrate region a bias voltage. This bias voltage is controlled to modulate an electrostatic doping of the collector region.Type: ApplicationFiled: May 16, 2023Publication date: November 30, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Pascal CHEVALIER, Sebastien FREGONESE, Thomas ZIMMER
-
Patent number: 11830776Abstract: An integrated circuit includes a junction field-effect transistor formed in a semiconductor substrate. The junction field-effect transistor includes a drain region, a source region, a channel region, and a gate region. A first isolating region separates the drain region from both the gate region and the channel region. A first connection region connects the drain region to the channel region by passing underneath the first isolating region in the semiconductor substrate. A second isolating region separates the source region from both the gate region and the channel region. A second connection region connects the source region to the channel region by passing underneath the second isolating region in the semiconductor substrate.Type: GrantFiled: April 27, 2022Date of Patent: November 28, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Jean Jimenez Martinez
-
Publication number: 20230378311Abstract: A method of manufacturing a PN junction includes successive steps for: forming at least one trench in a semiconductor substrate of a first conductivity type; and filling the at least one trench with a semiconductor material of a second conductivity type, different from the first conductivity type.Type: ApplicationFiled: May 15, 2023Publication date: November 23, 2023Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Guillaume GUIRLEO, Abderrezak MARZAKI, Thomas CABOUT
-
Publication number: 20230378295Abstract: A transistor includes a semiconductor layer with a stack of a gate insulator and a conductive gate on the semiconductor layer. A thickness of the gate insulator is variable in a length direction of the transistor. The gate insulator includes a first region having a first thickness below a central region of the conductive gate. The gate insulator further includes a second region having a second thickness, greater than the first thickness, below an edge region of conductive gate.Type: ApplicationFiled: May 16, 2023Publication date: November 23, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Siddhartha DHAR, Stephane MONFRAY, Alain FLEURY, Franck JULIEN
-
Patent number: 11822164Abstract: An electro-optical phase modulator includes a waveguide made from a stack of strips. The stack includes a first strip made of a doped semiconductor material of a first conductivity type, a second strip made of a conductive material or of a doped semiconductor material of a second conductivity type, and a third strip made of a doped semiconductor material of the first conductivity type. The second strip is separated from the first strip by a first interface layer made of a dielectric material, and the third strip is separated from the second strip by a second interface layer made of a dielectric material.Type: GrantFiled: September 1, 2020Date of Patent: November 21, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Stephane Monfray
-
Patent number: 11823947Abstract: An integrated circuit includes an N-type laterally diffused metal-oxide semiconductor (NLDMOS) transistor including an active semiconductor substrate region having P-type conductivity. The integrated circuit further includes a buried semiconductor region having N+-type conductivity underneath the active substrate region. The buried semiconductor region is more heavily doped than the active semiconductor substrate region.Type: GrantFiled: November 1, 2022Date of Patent: November 21, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Jean Jimenez Martinez
-
Publication number: 20230369359Abstract: An electronic device includes a stack of a first level having a SPAD, a second level having a quench circuit for said SPAD, and a third level having a circuit for processing data generated by said SPAD. A method for making the device includes: a) forming of the first level; b) bonding, on the first level, by molecular bonding, of a stack of layers including a semiconductor layer; and c) forming the quench circuit of the second level in the semiconductor layer.Type: ApplicationFiled: July 24, 2023Publication date: November 16, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Research & Development) LimitedInventors: Francois GUYADER, Sara PELLEGRINI, Bruce RAE
-
Patent number: 11817353Abstract: At least one bipolar transistor and at least one variable capacitance diode are jointly produced by a method on a common substrate.Type: GrantFiled: January 4, 2022Date of Patent: November 14, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Pascal Chevalier, Alexis Gauthier, Gregory Avenier
-
Patent number: 11818901Abstract: The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.Type: GrantFiled: September 29, 2021Date of Patent: November 14, 2023Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Philippe Boivin, Jean Jacques Fagot, Emmanuel Petitprez, Emeline Souchier, Olivier Weber
-
Patent number: 11817484Abstract: A method for manufacturing an electronic device includes locally implanting ionic species into a first region of a silicon nitride layer and into a first region of an electrically insulating layer located under the first region of the silicon nitride layer. A second region of the silicon nitride layer and a region of the electrically insulating layer located under the second region of the silicon nitride layer are protected from the implantation. The electrically insulating layer is disposed between a semi-conducting substrate and the silicon nitride layer. At least one trench is formed extending into the semi-conducting substrate through the silicon nitride layer and the electrically insulating layer. The trench separates the first region from the second region of the electrically insulating layer. The electrically insulating layer is selectively etched, and the etch rate of the electrically insulating layer in the first region is greater than the etch rate in the second region.Type: GrantFiled: September 27, 2022Date of Patent: November 14, 2023Assignees: STMICROELECTRONICS (CROLLES 2) SAS, STMICROELECTRONICS (ROUSSET) SASInventors: Franck Julien, Stephan Niel, Leo Gave
-
Patent number: 11818883Abstract: The present description concerns a ROM including at least one first rewritable memory cell.Type: GrantFiled: December 1, 2021Date of Patent: November 14, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Abderrezak Marzaki, Mathieu Lisart, Benoit Froment
-
Publication number: 20230361241Abstract: An optoelectronic device is manufactured by an epitaxial growth, on each first layer of many first layers spaced apart from each other on a first support, wherein the first is made of a first semiconductor material, of a second layer made of a second semiconductor material. A further epitaxial growth is made on each second layer of a stack of semiconductor layers. Each stack includes a third layer made of a third semiconductor material in physical contact with the second layer. Each stack is then separated from the first layer by removing the second layer using an etching that is selective simultaneously over both the first and third semiconductor materials. Each stack is then transferred onto a second support. Each of the first and third semiconductor materials is one of a III-V compound or a II-VI compound.Type: ApplicationFiled: April 27, 2023Publication date: November 9, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Francois ROY
-
Publication number: 20230361064Abstract: The present description relates to a method of manufacturing an end of an interconnection structure of an integrated circuit, the method including: providing an integrated circuit including an interconnection structure including copper interconnection elements at least partly extending through an insulating layer and flush with a first surface of said interconnection structure; forming a protection layer on the first surface of the interconnection structure, said protection layer including a material adapted to protecting the copper of the interconnection elements; forming a passivation layer on the protection layer, the passivation layer having a first thickness; and forming a first opening in the passivation layer across a second thickness smaller than the first thickness, to keep a residual passivation layer at the bottom of the first opening.Type: ApplicationFiled: May 3, 2023Publication date: November 9, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Marion CROISY, Sylvie DEL MEDICO
-
Patent number: 11811120Abstract: An orthomode junction for separating and/or combining orthogonally-polarized radiofrequency wave signals, comprises a body which has a main cavity forming a main waveguide, which has a blind end, and auxiliary cavities forming auxiliary waveguides, which communicate laterally with the main cavity in the vicinity of the blind end thereof, and a deflection insert situated at the blind end of the main cavity and facing the auxiliary cavities, the deflection insert having different shapes on the side of the auxiliary cavities respectively.Type: GrantFiled: January 4, 2022Date of Patent: November 7, 2023Assignees: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Victor Fiorese, Frederic Gianesello, Florian Voineau
-
Publication number: 20230352513Abstract: The present description concerns a manufacturing method comprising the following steps: providing a silicon substrate having a via penetrating into the substrate from its front surface and comprising a silicon conductive core and a silicon oxide insulating sheath; etching the substrate from its rear surface, selectively over the sheath so that a portion of said at least one via protrudes from the rear surface; depositing a silicon oxide insulating layer on the rear surface; polishing the insulating layer to expose the core while leaving in place a portion of the thickness of the insulating layer; and forming a conductive electrode in contact with the core.Type: ApplicationFiled: April 19, 2023Publication date: November 2, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Alain INARD, Emmanuel JOSSE
-
Patent number: 11804521Abstract: A device including a transistor is fabricated by forming a first part of a first region of the transistor through the implantation of dopants through a first opening. The second region of the transistor is then formed in the first opening by epitaxy.Type: GrantFiled: January 26, 2022Date of Patent: October 31, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Alexis Gauthier, Pascal Chevalier, Gregory Avenier
-
Patent number: 11800821Abstract: The present disclosure concerns a phase-change memory manufacturing method and a phase-change memory device. The method includes forming a first insulating layer in cavities located vertically in line with strips of phase-change material, and anisotropically etching the portions of the first insulating layer located at the bottom of the cavities; and a phase-change memory device including a first insulating layer against lateral walls of cavities located vertically in line with strips of phase-change material.Type: GrantFiled: July 1, 2022Date of Patent: October 24, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMICROELECTRONICS (ROUSSET) SASInventors: Philippe Boivin, Daniel Benoit, Remy Berthelon
-
Patent number: 11798937Abstract: A bipolar transistor includes a collector region having a first doped portion located in a substrate and a second doped portion covering and in contact with an area of the first doped portion. The collector region has a doping profile having a peak in the first portion and a decrease from this peak up to in the second portion.Type: GrantFiled: October 18, 2021Date of Patent: October 24, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Edoardo Brezza, Alexis Gauthier