Patents Assigned to STMicroelectronics Crolles 2 SAS
-
Patent number: 11653577Abstract: A method for manufacturing an interconnection structure for an integrated circuit is provided. The integrated circuit includes a first insulating layer, a second insulating layer, and a third insulating layer. Electrical contacts pass through the first insulating layer, and a component having an electrical contact region is located in the second insulating layer. The method includes etching a first opening in the third layer, vertically aligned with the contact region. A fourth insulating layer is deposited to fill in the opening, and a second opening is etched to the contact region by passing through the opening in the third insulating layer. A metal level is formed by filling in the second opening with a metal.Type: GrantFiled: December 4, 2020Date of Patent: May 16, 2023Assignee: STMICROELECTRONICS (CROLLES 2) SASInventors: Jean-Philippe Reynard, Sylvie Del Medico, Philippe Brun
-
Publication number: 20230141388Abstract: The present description concerns a method that includes the compression, by a processor, of an image comprising first patterns by transforming the image into a first representation formed of two-point elements. The method also includes the execution, by a neural network, of an inference operation on the first representation to generate a second representation formed of two-point elements. The method further includes the generation of a lithographic mask based on the decompression of the second representation.Type: ApplicationFiled: November 9, 2022Publication date: May 11, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Charlotte BEYLIER, Mauricio GARCIA SUAREZ, Pascal URARD, Guillaume LANDIE
-
Patent number: 11644697Abstract: The present disclosure relates to a method comprising the following steps: a) forming a waveguide from a first material, the waveguide being configured to guide an optical signal; b) forming a layer made of a second material that is electrically conductive and transparent to a wavelength of the optical signal, steps a) and b) being implemented such that the layer made of the second material is in contact with at least one of the faces of the waveguide, or is separated from the at least one of the faces by a distance of less than half, preferably less than a quarter, of the wavelength of the optical signal. The application further relates to a phase modulator, in particular obtained by such a method.Type: GrantFiled: August 7, 2020Date of Patent: May 9, 2023Assignee: STMICROELECTRONICS (CROLLES 2) SASInventors: Sébastien Cremer, Frédéric Boeuf, Stephane Monfray
-
Publication number: 20230128033Abstract: According to one aspect provision is made of a method for ion implantation in a semiconductor wafer placed in an implantation chamber under vacuum, the semiconductor wafer having an integrated circuit area and a peripheral area around this integrated circuit area, the ion implantation allowing to apply a doping in regions, called implantation regions, of the integrated circuit area, the method comprising: forming a photosensitive resin coating serving as a mask on the semiconductor wafer, then forming openings in the photosensitive resin coating at said implantation regions of the integrated circuit area and at least at one region of the peripheral area, then implanting ions in the semiconductor wafer.Type: ApplicationFiled: October 12, 2022Publication date: April 27, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Julien BORREL, Alexis GAUTHIER, Fanny HILARIO, Ludovic BERTHIER, Paul DUMAS, Edoardo BREZZA
-
Patent number: 11626365Abstract: First and second wells are formed in a semiconductor substrate. First and second trenches in the first second wells, respectively, each extend vertically and include a central conductor insulated by a first insulating layer. A second insulating layer is formed on a top surface of the semiconductor substrate. The second insulating layer is selectively thinned over the second trench. A polysilicon layer is deposited on the second insulating layer and then lithographically patterned to form: a first polysilicon portion over the first well that is electrically connected to the central conductor of the first trench to form a first capacitor plate, a second capacitor plate formed by the first well; and a second polysilicon portion over the second well forming a floating gate electrode of a floating gate transistor of a memory cell having an access transistor whose control gate is formed by the central conductor of the second trench.Type: GrantFiled: April 9, 2021Date of Patent: April 11, 2023Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Abderrezak Marzaki, Arnaud Regnier, Stephan Niel
-
Publication number: 20230109590Abstract: A phase change filter is formed by an arrangement of dots, wherein each dot is made of a phase change material. A heating layer of electrically conductive material extends under the arrangement of dots. Current passing through the heating layer changes the dots between two states to alter attenuation of light passing through the filter.Type: ApplicationFiled: October 3, 2022Publication date: April 6, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Marios BARLAS, Kirill SHIIANOV, Emmanuel JOSSE, Stephane MONFRAY
-
Patent number: 11621363Abstract: An integrated circuit is formed in a semiconductor substrate. An array of single-photon-avalanche diodes is formed at a front side of the semiconductor substrate. The array includes first and second diodes that are adjacent to each other. A Bragg mirror is positioned between the first and second diodes. The Bragg mirror is configured to prevent a propagation of light between the first and second diodes.Type: GrantFiled: October 21, 2020Date of Patent: April 4, 2023Assignee: STMICROELECTRONICS (CROLLES 2) SASInventor: Bastien Mamdy
-
Patent number: 11621324Abstract: A bipolar junction transistor includes an extrinsic collector region buried in a semiconductor substrate under an intrinsic collector region. Carbon-containing passivating regions are provided to delimit the intrinsic collector region. An insulating layer on the intrinsic collector region includes an opening within which an extrinsic base region is provided. A semiconductor layer overlies the insulating layer, is in contact with the extrinsic base region, and includes an opening with insulated sidewalls. The collector region of the transistor is provided between the insulated sidewalls.Type: GrantFiled: May 18, 2021Date of Patent: April 4, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Alexis Gauthier, Julien Borrel
-
Publication number: 20230090291Abstract: A microelectronic device includes a PNP transistor and NPN transistor arranged vertically in a P-type doped semiconductor substrate. The PNP and NPN transistors are manufactured by: forming an N+ doped isolating well for the PNP transistor in the semiconductor substrate; forming a P+ doped region in the N+ doped isolating well; epitaxially growing a first semiconductor layer on the semiconductor substrate; forming an N+ doped well for the NPN transistor, where at least part of the N+ doped well extends into the first semiconductor layer; then epitaxially growing a second semiconductor layer on the first semiconductor layer; forming a P doped region forming the collector of the PNP transistor in the second semiconductor layer and in electrical contact with the P+ doped region; and forming an N doped region forming the collector of the NPN transistor in the second semiconductor layer and in electrical contact with the N+ doped well.Type: ApplicationFiled: November 22, 2022Publication date: March 23, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Jean JIMENEZ MARTINEZ
-
Publication number: 20230090264Abstract: A sensor includes pixels supported by a substrate doped with a first conductivity type. Each pixel includes a portion of the substrate delimited by a vertical insulation structure with an image sensing assembly and a depth sensing assembly. The image sensing assembly includes a first region of the substrate more heavily doped with the first conductivity type and a first vertical transfer gate completely laterally surrounding the first region. Each of the depth sensing assemblies includes a second region of the substrate more heavily doped with the first conductivity type a second vertical transfer gate opposite a corresponding portion of the first vertical transfer gate. The second region is arranged between the second vertical transfer gate and the corresponding portion of the first vertical transfer gate.Type: ApplicationFiled: September 14, 2022Publication date: March 23, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Francois ROY
-
Patent number: 11610813Abstract: An interconnection element of an interconnection structure of an integrated circuit is manufactures by a method where a cavity is etched in an insulating layer. A silicon nitride layer is then deposited on walls and a bottom of the cavity. The nitrogen atom concentration in the silicon nitride layer increasing as a distance from an exposed surface of the silicon nitride layer increases. A copper layer is deposited on the silicon nitride layer. The cavity is further filled with copper. A heating process is performed after the deposition of the copper layer, to convert the copper layer and the silicon nitride layer to form a copper silicide layer which has a nitrogen atom concentration gradient corresponding to the gradient of the silicon nitride layer.Type: GrantFiled: September 29, 2021Date of Patent: March 21, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Magali Gregoire
-
Patent number: 11610933Abstract: Image sensors and methods of manufacturing image sensors are provided herein. In an embodiment, a method of manufacturing an image sensor includes forming a structure having a front side and a back side. The structure includes a semiconductor layer extending between the front side and the back side of the structure, and a capacitive insulation wall extending through the semiconductor layer between the front side and the back side of the structure. The capacitive insulation wall includes first and second insulating walls separated by a region of a conductive or semiconductor material. The method further includes selectively etching, from the back side of the structure, portions of the semiconductor layer and the region of conductive or semiconductor material, while retaining adjacent portions of the first and second insulating walls.Type: GrantFiled: May 21, 2021Date of Patent: March 21, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Frederic Lalanne, Laurent Gay, Pascal Fonteneau, Yann Henrion, Francois Guyader
-
Patent number: 11609378Abstract: A photonic integrated circuit chip includes vertical grating couplers defined in a first layer. Second insulating layers overlie the vertical grating coupler and an interconnection structure with metal levels is embedded in the second insulating layers. A cavity extends in depth through the second insulating layers all the way to an intermediate level between the couplers and the metal level closest to the couplers. The cavity has lateral dimensions such that the cavity is capable of receiving a block for holding an array of optical fibers intended to be optically coupled to the couplers.Type: GrantFiled: January 31, 2022Date of Patent: March 21, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics S.r.l.Inventors: Frédéric Boeuf, Luca Maggi
-
Patent number: 11604371Abstract: In one embodiment, an electro-optical modulator includes a waveguide having a first major surface and a second major surface opposite the first major surface. A cavity is disposed in the waveguide. Multiple quantum wells are disposed in the cavity.Type: GrantFiled: April 29, 2022Date of Patent: March 14, 2023Assignee: STMicroelectronics (Crolles 2) SASInventor: Charles Baudot
-
Publication number: 20230071932Abstract: An image sensor includes an array of pixels inside and on top of a substrate. A control circuit is configured to apply voltage potentials to the substrate. During a first phase, the control circuit applies a ground potential to the substrate. During a second phase, the control circuit applies a potential positive with respect to the ground potential to the substrate.Type: ApplicationFiled: August 11, 2022Publication date: March 9, 2023Applicants: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Crolles 2) SASInventors: Laurent SIMONY, Frederic LALANNE
-
Publication number: 20230068198Abstract: The present description concerns an optical diffuser including a first layer having an electrically-conductive track formed therein, and a second layer, having the first layer resting thereon resting thereon, and having at least two electrically-conductive pillars extending across the entire thickness of the second layer formed therein. The second layer includes at least one first region located under the conductive track comprising no pillar.Type: ApplicationFiled: August 17, 2022Publication date: March 2, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Simon Guillaumet, Benjamin Vianne, Stephane Zoll
-
Publication number: 20230058720Abstract: The present description relates to a method of manufacturing an interconnection structure of an integrated circuit intended to be encapsulated in an encapsulation resin in contact with a first surface of a protection layer. The protection layer is resting on a first surface of the interconnection structure. The interconnection structure comprising copper interconnection elements extending at least partly through an insulating layer and flush with the first surface of said interconnection structure. The manufacturing method includes a step of structuring of the protection layer or a step of forming of the protection layer with a structuring. The structuring step or the forming step is adapted to structuring the first surface of the protection layer in the form of an alternation of ridges and troughs.Type: ApplicationFiled: August 10, 2022Publication date: February 23, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Sylvie DEL MEDICO, Jean-Christophe GRENIER, Jean-Christophe GIRAUDIN, Philippe KOWALCZYK, Fausto PIAZZA
-
Publication number: 20230051181Abstract: A photosensitive sensor is capable of operating in a global shutter mode and in a rolling shutter mode. The sensor includes at least one pixel with a photosensitive region configured to photogenerate charges. A first transfer gate is configured to transfer photogenerated charges from the photosensitive region to a transfer node. A source-follower transistor is configured to transmit a reading signal to a read node, in the global shutter mode, in a manner controlled by a potential of the photogenerated charges on the transfer node. A second transfer gate is configured to transfer the photogenerated charges from the photosensitive region to the read node in the rolling shutter mode.Type: ApplicationFiled: August 9, 2022Publication date: February 16, 2023Applicant: STMicroelectronics (Crolles 2) SASInventors: Frederic LALANNE, Pierre MALINGE
-
Publication number: 20230051672Abstract: A memory circuit includes an array of memory cells arranged with first word lines connected to a first sub-array storing less significant bits of data and second word lines connected to a second sub-array storing more significant bits of data. A row decoder circuit coupled to the first and second word lines generates word line signals. A word line gating circuit is configured to selectively gate passage of the word line signals to the second word lines for the second sub-array in response to assertion of a maximum value signal. A data modification circuit performs a mathematical operation on data read from the array of memory cells, and asserts the maximum value signal if the mathematical operation performed on the less significant bits of data from the first sub-array produces a maximum data value.Type: ApplicationFiled: July 11, 2022Publication date: February 16, 2023Applicants: STMicroelectronics International N.V., STMicroelectronics (Crolles 2) SASInventors: Harsh RAWAT, Praveen Kumar VERMA, Promod KUMAR, Christophe LECOCQ
-
Publication number: 20230052676Abstract: An integrated circuit includes an N-type laterally diffused metal-oxide semiconductor (NLDMOS) transistor including an active semiconductor substrate region having P-type conductivity. The integrated circuit further includes a buried semiconductor region having N+-type conductivity underneath the active substrate region. The buried semiconductor region is more heavily doped than the active semiconductor substrate region.Type: ApplicationFiled: November 1, 2022Publication date: February 16, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Jean JIMENEZ MARTINEZ