Patents Assigned to STMicroelectronics, Inc.
-
Patent number: 10466503Abstract: Various embodiments provide an optical image stabilization circuit that synchronizes its gyroscope and drive circuit using gyroscope data ready signals and gyroscope reset signals. In response to a gyroscope data ready signal, the optical image stabilization circuit synchronously obtains position measurements of a camera lens when power drive signals are not transitioning from one power level to another power level, and synchronously transitions the power drive signals simultaneously with gyroscope reset signals. By synchronizing the gyroscope and the drive circuit, the gyroscope and other onboard sensing circuits are isolated from noise generated by the drive circuit.Type: GrantFiled: June 13, 2019Date of Patent: November 5, 2019Assignee: STMicroelectronics, Inc.Inventors: Chih-Hung Tai, Felix Kim, Mark A. Lysinger
-
Patent number: 10459537Abstract: An encapsulated pressure sensor includes a pressure sensor having a pressure sensing surface and a mounting surface. The mounting surface is attached to a mounting substrate. A fluid contacts the pressure sensing surface of the pressure sensor. A deformable encapsulating member is attached to the mounting substrate and encapsulates the pressure sensor and the fluid.Type: GrantFiled: September 26, 2016Date of Patent: October 29, 2019Assignee: STMicroelectronics, Inc.Inventor: Dominique Paul Barbier
-
Patent number: 10461948Abstract: A powerline communications apparatus includes a transceiver communicating over an electrical power distribution wiring of a vehicle and a communications interface carrying a first and second PLC message in a first communication protocol having a PLC automotive network delimiter type, a PLCAN variant field comprising a number of users, user identifications, payload length, payload data, and a repetition number corresponding to a number of times the first PLC message is transmitted over the electrical power distribution wiring, and a first payload for a first user. The PLC apparatus also includes a processor and a non-transitory computer-readable medium storing programming for execution by the processor. The programming includes instructions for transmitting the first PLC message using the transceiver, determining if the vehicle is in motion, and switching between the first and the second communication protocol based on whether the vehicle is determined to be in motion.Type: GrantFiled: December 4, 2017Date of Patent: October 29, 2019Assignee: STMicroelectronics, Inc.Inventors: Oleg Logvinov, Bo Zhang, Huijuan Liu, Michael John Macaluso, James D. Allen
-
Patent number: 10459243Abstract: Various embodiments provide an optical image stabilization circuit that synchronizes its gyroscope and drive circuit using gyroscope data ready signals and gyroscope reset signals. In response to a gyroscope data ready signal, the optical image stabilization circuit synchronously obtains position measurements of a camera lens when power drive signals are not transitioning from one power level to another power level, and synchronously transitions the power drive signals simultaneously with gyroscope reset signals. By synchronizing the gyroscope and the drive circuit, the gyroscope and other onboard sensing circuits are isolated from noise generated by the drive circuit.Type: GrantFiled: March 21, 2018Date of Patent: October 29, 2019Assignee: STMicroelectronics, Inc.Inventors: Chih-Hung Tai, Felix Kim, Mark A. Lysinger
-
Patent number: 10461019Abstract: A semiconductor package formed utilizing a removable backside protective layer includes a leadframe, a die pad, leads and a molding compound around them. The first surface of the die pad and leads are exposed to an external environment by the plurality of recesses. The recesses are formed by coupling a removable backside protective layer to the leadframe before applying the molding compound. After the molding compound is applied and cured, the backside protective layer is removed to expose the first surface of the die pad and the first surfaces of the leads so the semiconductor package may be mounted within an electronic device. The removable backside protective layer protects the die pad and the leads from mold flashing and residue when forming the semiconductor package during the fabrication process.Type: GrantFiled: September 20, 2018Date of Patent: October 29, 2019Assignee: STMICROELECTRONICS, INC.Inventors: Aaron Cadag, Ian Harvey Arellano, Ela Mia Cadag
-
Patent number: 10455476Abstract: In accordance with an embodiment, a network device includes a network controller and at least one network interface coupled to the network controller that includes at least one media access control (MAC) device configured to be coupled to at least one physical layer interface (PHY). The network controller may be configured to determine a network path comprising the at least one network interface that has a lowest power consumption and minimum security attributes of available media types coupled to the at least one PHY.Type: GrantFiled: October 4, 2017Date of Patent: October 22, 2019Assignee: STMICROELECTRONICS, INC.Inventors: Oleg Logvinov, Aidan Cully, James D. Allen
-
Patent number: 10446670Abstract: A method of forming a finFET transistor device includes forming a crystalline, compressive strained silicon germanium (cSiGe) layer over a substrate; masking a first region of the cSiGe layer so as to expose a second region of the cSiGe layer; subjecting the exposed second region of the cSiGe layer to an implant process so as to amorphize a bottom portion thereof and transform the cSiGe layer in the second region to a relaxed SiGe (rSiGe) layer; performing an annealing process so as to recrystallize the rSiGe layer; epitaxially growing a tensile strained silicon layer on the rSiGe layer; and patterning fin structures in the tensile strained silicon layer and in the first region of the cSiGe layer.Type: GrantFiled: November 30, 2015Date of Patent: October 15, 2019Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, STMICROELECTRONICS, INC.Inventors: Bruce B. Doris, Hong He, Junli Wang, Nicolas J. Loubet
-
Patent number: 10434252Abstract: A flow rate sensor is provided in a wireless, leadless package. The flow rate sensor includes a MEMs sensor coupled to an ASIC and an antenna. The flow rate sensor is powered by radiation received from a control module adjacent the flow rate sensor. The flow rate sensor is placed within a fluid and monitors the flow rate of the fluid. The control module is not in the fluid and receives flow rate data from the flow rate sensor.Type: GrantFiled: December 29, 2015Date of Patent: October 8, 2019Assignee: STMicroelectronics, Inc.Inventors: Nicholas Trombly, Patrick Furlan
-
Patent number: 10438856Abstract: Methods and devices for enhancing mobility of charge carriers. An integrated circuit may include semiconductor devices of two types. The first type of device may include a metallic gate and a channel strained in a first manner. The second type of device may include a metallic gate and a channel strained in a second manner. The gates may include, collectively, three or fewer metallic materials. The gates may share a same metallic material. A method of forming the semiconductor devices on an integrated circuit may include depositing first and second metallic layers in first and second regions of the integrated circuit corresponding to the first and second gates, respectively.Type: GrantFiled: April 3, 2013Date of Patent: October 8, 2019Assignee: STMICROELECTRONICS, INC.Inventors: John H. Zhang, Chengyu Niu, Heng Yang
-
Patent number: 10431682Abstract: A method of fabricating features of a vertical transistor include performing a first etch process to form a first portion of a fin in a substrate; depositing a spacer material on sidewalls of the first portion of the fin; performing a second etch process using the spacer material as a pattern to elongate the fin and form a second portion of the fin in the substrate, the second portion having a width that is greater than the first portion; oxidizing a region of the second portion of the fin beneath the spacer material to form an oxidized channel region; and removing the oxidized channel region to form a vacuum channel.Type: GrantFiled: September 1, 2017Date of Patent: October 1, 2019Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, STMICROELECTRONICS, INC., GLOBALFOUNDRIES, INC.Inventors: Qing Liu, Ruilong Xie, Chun-chen Yeh
-
Patent number: 10420140Abstract: Multicast transmissions are efficient but do not allow for individual acknowledgement that the data was received by each receiver. This is not acceptable for isochronous systems that require specific levels of QoS for each device. A multimedia communications protocol is provided that uses a novel multi-destination burst transmission protocol in multimedia isochronous systems. The transmitter establishes a bi-directional burst mode for multicasting data to multiple devices and receiving Reverse Start of Frame (RSOF) delimiters from each multicast-destination receiver in response to multiple SOF delimiters, thus providing protocol-efficient multi-destination acknowledgements.Type: GrantFiled: October 10, 2017Date of Patent: September 17, 2019Assignee: STMicroelectronics, Inc.Inventors: Oleg Logvinov, Aidan Cully, David Lawrence, Michael J. Macaluso
-
Patent number: 10418488Abstract: Methods and structures for forming strained-channel FETs are described. A strain-inducing layer may be formed under stress in a silicon-on-insulator substrate below the insulator. Stress-relief cuts may be formed in the strain-inducing layer to relieve stress in the strain-inducing layer. The relief of stress can impart strain to an adjacent semiconductor layer. Strained-channel, fully-depleted SOI FETs and strained-channel finFETs may be formed from the adjacent semiconductor layer. The amount and type of strain may be controlled by etch depths and geometries of the stress-relief cuts and choice of materials for the strain-inducing layer.Type: GrantFiled: August 15, 2017Date of Patent: September 17, 2019Assignee: STMicroelectronics, Inc.Inventor: Pierre Morin
-
Patent number: 10411140Abstract: An integrated transistor in the form of a nanoscale electromechanical switch eliminates CMOS current leakage and increases switching speed. The nanoscale electromechanical switch features a semiconducting cantilever that extends from a portion of the substrate into a cavity. The cantilever flexes in response to a voltage applied to the transistor gate thus forming a conducting channel underneath the gate. When the device is off, the cantilever returns to its resting position. Such motion of the cantilever breaks the circuit, restoring a void underneath the gate that blocks current flow, thus solving the problem of leakage. Fabrication of the nano-electromechanical switch is compatible with existing CMOS transistor fabrication processes. By doping the cantilever and using a back bias and a metallic cantilever tip, sensitivity of the switch can be further improved. A footprint of the nano-electromechanical switch can be as small as 0.1×0.1 ?m2.Type: GrantFiled: February 8, 2018Date of Patent: September 10, 2019Assignee: STMicroelectronics, Inc.Inventors: Qing Liu, John H. Zhang
-
Patent number: 10396185Abstract: A method of forming a finFET transistor device includes forming a crystalline, compressive strained silicon germanium (cSiGe) layer over a substrate; masking a first region of the cSiGe layer so as to expose a second region of the cSiGe layer; subjecting the exposed second region of the cSiGe layer to an implant process so as to amorphize a bottom portion thereof and transform the cSiGe layer in the second region to a relaxed SiGe (rSiGe) layer; performing an annealing process so as to recrystallize the rSiGe layer; epitaxially growing a tensile strained silicon layer on the rSiGe layer; and patterning fin structures in the tensile strained silicon layer and in the first region of the cSiGe layer.Type: GrantFiled: June 28, 2017Date of Patent: August 27, 2019Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, STMICROELECTRONICS, INCInventors: Bruce B. Doris, Hong He, Nicolas J. Loubet, Junli Wang
-
Patent number: 10388594Abstract: According to principles of the disclosure as explained herein, selected leads are electrically connected through metal strips to the lead frame until the end of the manufacturing process. The lead frame is grounded through the manufacturing process to prevent any ESD event from causing damage to the protected leads. In the final singulation step, the leads are electrically isolated from each other and from the lead frame, thus maintaining protection from a potential ESD event up until the final package singulation step.Type: GrantFiled: June 28, 2017Date of Patent: August 20, 2019Assignee: STMICROELECTRONICS, INC.Inventors: Frederick Ray Gomez, Tito Mangaoang, Jr., Jefferson Talledo
-
Patent number: 10388659Abstract: A vertical tunneling FET (TFET) provides low-power, high-speed switching performance for transistors having critical dimensions below 7 nm. The vertical TFET uses a gate-all-around (GAA) device architecture having a cylindrical structure that extends above the surface of a doped well formed in a silicon substrate. The cylindrical structure includes a lower drain region, a channel, and an upper source region, which are grown epitaxially from the doped well. The channel is made of intrinsic silicon, while the source and drain regions are doped in-situ. An annular gate surrounds the channel, capacitively controlling current flow through the channel from all sides. The source is electrically accessible via a front side contact, while the drain is accessed via a backside contact that provides low contact resistance and also serves as a heat sink. Reliability of vertical TFET integrated circuits is enhanced by coupling the vertical TFETs to electrostatic discharge (ESD) diodes.Type: GrantFiled: March 28, 2018Date of Patent: August 20, 2019Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 10388772Abstract: A tunneling field effect transistor is formed from a fin of semiconductor material on a support substrate. The fin of semiconductor material includes a source region, a drain region and a channel region between the source region and drain region. A gate electrode straddles over the fin at the channel region. Sidewall spacers are provided on each side of the gate electrode. The source of the transistor is made from an epitaxial germanium content source region grown from the source region of the fin and doped with a first conductivity type. The drain of the transistor is made from an epitaxial silicon content drain region grown from the drain region of the fin and doped with a second conductivity type.Type: GrantFiled: June 20, 2018Date of Patent: August 20, 2019Assignee: STMicroelectronics, Inc.Inventors: Qing Liu, Salih Muhsin Celik
-
Patent number: 10357964Abstract: One or more embodiments are directed to a microfluidic assembly that includes an interconnect substrate coupled to a microfluidic die. In one embodiment, the microfluidic die includes a ledge with a plurality of bond pads. The microfluidic assembly further includes an interconnect substrate having an end resting on the ledge proximate the bond pads. In another embodiment, the interconnect substrate abuts a side surface of the ledge or is located proximate the ledge. Conductive elements couple the microfluidic die to contacts of the interconnect substrate. Encapsulant is located over the conductive elements, the bond pads, the contacts.Type: GrantFiled: March 9, 2018Date of Patent: July 23, 2019Assignees: STMicroelectronics, Inc., STMicroelectronics (Malta) LtdInventors: Simon Dodd, Ivan Ellul, Christopher Brincat
-
Patent number: 10352980Abstract: An embodiment method of detecting an arc fault includes communicating a power line signal, including a communication signal modulated on an alternating current power signal, over a power line. The communication signal is communicated according to a power line network protocol. A power spectrum of the communication signal includes a first frequency band and a second frequency band different from the first frequency band. In accordance with the power line network protocol, a power of the communication signal in the first frequency band is attenuated in comparison to the power of the communication signal in the second frequency band. The method further includes performing arc fault detection on the spectral portions of the power line signal that are within the first frequency band.Type: GrantFiled: March 1, 2018Date of Patent: July 16, 2019Assignees: STMICROELECTRONICS S.R.L., STMICROELECTRONICS, INC.Inventors: Oleg Logvinov, Mauro Conti, Roberto Cappelletti
-
Patent number: 10355020Abstract: Techniques and structures for controlling etch-back of a finFET fin are described. One or more layers may be deposited over the fin and etched. Etch-back of a planarization layer may be used to determine a self-limited etch height of one or more layers adjacent the fin and a self-limited etch height of the fin. Strain-inducing material may be formed at regions of the etched fin to induce strain in the channel of a finFET.Type: GrantFiled: June 13, 2016Date of Patent: July 16, 2019Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, STMICROELECTRONICS, INC., GLOBALFOUNDRIES INC.Inventors: Qing Liu, Xiuyu Cai, Ruilong Xie, Chun-chen Yeh