Patents Assigned to STMICROELECTRONICS (TOURS)
-
Patent number: 12226909Abstract: A robotic device including one or more proximity sensing systems coupled to various portions of a robot body. The proximity sensing systems detect a distance of an object about the robot body and the robotic device reacts based on the detected distance. The proximity sensing systems obtain a three-dimensional (3D) profile of the object to determine a category of the object. The distance of the object is detected multiple times in a sequence to determine a movement path of the object.Type: GrantFiled: August 9, 2022Date of Patent: February 18, 2025Assignee: STMICROELECTRONICS, INC.Inventors: Cheng Peng, Xiaoyong Yang
-
Patent number: 12224321Abstract: Merged-PiN-Schottky, MPS, device comprising: a substrate of SiC with a first conductivity; a drift layer of SiC with the first conductivity, on the substrate; an implanted region with a second conductivity, extending at a top surface of the drift layer to form a junction-barrier, JB, diode with the substrate; and a first electrical terminal in ohmic contact with the implanted region and in direct contact with the top surface to form a Schottky diode with the drift layer. The JB diode and the Schottky diode are alternated to each other along an axis: the JB diode has a minimum width parallel to the axis with a first value, and the Schottky diode has a maximum width parallel to the axis with a second value smaller than, or equal to, the first value. A breakdown voltage of the MPS device is greater than, or equal to, 115% of a maximum working voltage of the MPS device in an inhibition state.Type: GrantFiled: December 7, 2023Date of Patent: February 11, 2025Assignee: STMICROELECTRONICS S.r.l.Inventors: Simone RascunĂ¡, Mario Giuseppe Saggio
-
Patent number: 12224754Abstract: A circuit includes frequency multiplier circuitry having input nodes configured to receive an input signal and an anti-phase version thereof, the input signal having a first frequency value, wherein the frequency multiplier circuitry is configured to produce a current signal at a second frequency value that is an even multiple of the first frequency value and a transformer including a primary side and a secondary side, wherein the primary side comprises a primary inductance coupled to the frequency multiplier circuitry to receive the current signal therefrom, wherein the secondary side is configured to provide a frequency multiplied voltage signal, and wherein the frequency multiplier circuitry and the transformer are cascaded between at least one first node and a second node, the at least one first node and the second node couplable to a supply node and ground.Type: GrantFiled: June 10, 2022Date of Patent: February 11, 2025Assignee: STMICROELECTRONICS S.R.L.Inventors: Giuseppe Papotto, Andrea Cavarra, Giuseppe Palmisano
-
Patent number: 12222426Abstract: A satellite tracking channel has a frequency loop tracking a carrier frequency of a satellite signal. A first indication of a spoofed signals is generated based on a determined satellite signal noise floor value associated with the satellite tracking channel and a tracking channel signal noise threshold associated with the satellite tracking channel. A second indication of a spoofed signal is generated based on a determining satellite tracking phase noise associated with the satellite tracking channel and a tracking channel phase noise threshold associated with the satellite tracking channel. Reception of a spoofed signal on the satellite tracking channel is detected based on the generated first indication of a spoofed signal and the generated second indication of the spoofed signal.Type: GrantFiled: September 27, 2022Date of Patent: February 11, 2025Assignee: STMICROELECTRONICS S.r.l.Inventors: Domenico Di Grazia, Fabio Pisoni
-
Patent number: 12224302Abstract: The present disclosure relates to an image sensor that includes first and second pixels. One or more transistors of the first pixel share an active region with one or more transistors of the second pixel.Type: GrantFiled: April 29, 2020Date of Patent: February 11, 2025Assignees: STMICROELECTRONICS (RESEARCH & DEVELOPMENT) LIMITED, STMicroelectronics (Crolles 2) SASInventors: Jeff M. Raynor, Frederic Lalanne, Pierre Malinge
-
Patent number: 12223141Abstract: An example gesture detection method includes detecting at a first time a first touch on a touch panel, where the first touch covers a first area of the touch panel, and then determining whether the first touch is within a track region that surrounds a fingerprint sensing region. The method includes determining whether the first touch is within the fingerprint sensing region, the fingerprint sensing region including a sensing surface of a fingerprint sensor. The method includes determining a first fraction of the fingerprint sensing region covered by the first touch and determining whether the first fraction exceeds a first threshold. The first threshold is a majority of the fingerprint sensing region. The method includes determining a second fraction of all of the first area that is within the fingerprint sensing region and determining whether the second fraction exceeds a second threshold, where the second threshold is a fraction indicative of a majority of an area associated with the corresponding touch.Type: GrantFiled: August 8, 2023Date of Patent: February 11, 2025Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Guodong Sun, Yue Ding, Yuan Yun Wang
-
Patent number: 12223321Abstract: First combinational, arithmetic, or combinational and arithmetic, operations are applied to data and an expected value, generating result bit sequences. When the value of the data corresponds to the expected value, the result bit sequences are different from each other and correspond to expected values of the result bit sequences. Second operations are applied a first memory address, a second memory address, and the result bit sequences, generating a memory address. When values of the generated result bit sequences correspond to the expected values of the result bit sequences, the generated memory address corresponds to the first memory address. When values of the generated plurality of result bit sequences do not correspond to the expected values of the result bit sequences, the generated memory address corresponds to the second memory address. A software routine starting at the generated memory address is executed.Type: GrantFiled: June 1, 2023Date of Patent: February 11, 2025Assignee: STMICROELECTRONICS S.r.l.Inventors: Matteo Bocchi, Adriano Gaibotti
-
Patent number: 12223218Abstract: A method includes receiving, at a master agent, announcements from candidate consumer agents indicating the presence of the candidate consumer agents. Each announcement includes display parameters for a display of the corresponding candidate consumer agent. The method further includes receiving at the master agent content parameters from a producer agent, the content parameters defining characteristics of content to be provided by the consumer agent. A mosaic screen is configured based on the received announcements and the content parameters. This configuring of the mosaic screen includes selecting ones of the consumer agents for which an announcement was received and generating content distribution parameters based on the content parameters and the display parameters of the selected ones of the consumer agents. The generated content distribution parameters are provided to the consumer agent.Type: GrantFiled: December 7, 2022Date of Patent: February 11, 2025Assignees: STMICROELECTRONICS, INC., STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Benedetto Vigna, Mahesh Chowdhary, Matteo Dameno
-
Patent number: 12218287Abstract: The present description concerns a package for an electronic device. The package including a plate and a lateral wall, separated by a layer made of a bonding material and at least one region made of a material configured to form in the region an opening between the inside and the outside of the package when the package is heated.Type: GrantFiled: November 6, 2023Date of Patent: February 4, 2025Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Olivier Zanellato, Remi Brechignac, Jerome Lopez
-
Patent number: 12217057Abstract: Embedded systems and methods of reading or writing data or instructions of at least one application in a non-volatile memory are disclosed. A method includes reading or writing data or instructions of at least one application in a non-volatile memory of an embedded system. The data or instructions transit through a memory area and are interpreted by a distinct program of an operating system of the embedded system.Type: GrantFiled: June 27, 2023Date of Patent: February 4, 2025Assignee: STMICROELECTRONICS BELGIUMInventors: Youssef Ahssini, Guy Restiau
-
Publication number: 20250035669Abstract: The present disclosure is directed to a device and method for lid angle detection that is accurate even if the device is activated in an upright position. While the device is in a sleep state, first and second sensor units measure acceleration and angular velocity, and calculate orientations of respective lid components based on the acceleration and angular velocity measurements. Upon the device exiting the sleep state, a processor estimates the lid angle using the calculated orientations, sets the estimated lid angle as an initial lid angle, and updates the initial lid angle using, for example, two accelerometers; two accelerometers and two gyroscopes; two accelerometers and two magnetometers; or two accelerometers, two gyroscopes, and two magnetometers.Type: ApplicationFiled: October 10, 2024Publication date: January 30, 2025Applicant: STMICROELECTRONICS S.r.l.Inventors: Federico RIZZARDINI, Lorenzo BRACCO
-
Publication number: 20250036213Abstract: A device includes a memory and processing circuitry coupled to the memory. The processing circuitry, in operation: estimates an angular rate of change and determines a rotational versor based on the rotational data; and estimates a gravity vector based on the angular rate of change and the rotational versor. The processing circuitry generates a dynamic gravity vector based on the estimated gravity vector, a correction factor and an estimated error in estimated gravity vector. The processing circuitry estimates a linear acceleration and determines an acceleration versor based on the acceleration data, and determines the correction factor based on the linear acceleration. The processing circuitry estimates the error in the estimated gravity vector based on the acceleration versor.Type: ApplicationFiled: October 15, 2024Publication date: January 30, 2025Applicant: STMICROELECTRONICS S.r.l.Inventors: Federico RIZZARDINI, Lorenzo BRACCO
-
Publication number: 20250039595Abstract: The present disclosure is directed to input detection for electronic devices using electrostatic charge sensors. The devices and methods disclosed herein utilize electrostatic charge sensors to detect various touch gestures, such as long and short touches, single/double/triple taps, and swipes; and perform in-car detection.Type: ApplicationFiled: October 9, 2024Publication date: January 30, 2025Applicant: STMICROELECTRONICS S.r.l.Inventors: Stefano Paolo RIVOLTA, Mauro BARDONE, Andrea LABOMBARDA
-
Patent number: 12211832Abstract: A diode and method of design the layout of the same having reduced parasitic capacitance is disclosed. In particular, the diode for providing fast response protection of an RF circuit from a high power noise event, such as an ESD, voltage spike, power surge or other noise is disclose. The parasitic capacitance in disclosed circuit is a greatly reduced compared to the prior art, thus significantly increasing the speed of the response to dissipate all high power noise events.Type: GrantFiled: October 18, 2021Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventor: Vishal Kumar Sharma
-
Patent number: 12211936Abstract: Methods and structures for forming strained-channel finFETs are described. Fin structures for finFETs may be formed in two epitaxial layers that are grown over a bulk substrate. A first thin epitaxial layer may be cut and used to impart strain to an adjacent channel region of the finFET via elastic relaxation. The structures exhibit a preferred design range for increasing induced strain and uniformity of the strain over the fin height.Type: GrantFiled: December 27, 2022Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS, INC.Inventors: Nicolas Loubet, Pierre Morin
-
Patent number: 12209889Abstract: An embodiment of the present disclosure relates to a method of detection of a touch contact by a sensor including a first step of comparison of a voltage with a first voltage threshold; and a second step of comparison of the voltage with a second voltage threshold, the second step being implemented if the first voltage threshold has been reached within a duration shorter than a first duration threshold, the second voltage threshold being higher than the first voltage threshold.Type: GrantFiled: January 17, 2023Date of Patent: January 28, 2025Assignees: STMICROELECTRONICS FRANCE, STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Rousset) SASInventors: Laurent Beyly, Olivier Richard, Kenichi Oku
-
Process, voltage, and temperature invariant time-to-digital converter with sub-gate delay resolution
Patent number: 12212324Abstract: A control circuit and a method for delaying an electronic signal are provided, along with a time-to-digital converter including the control circuit. The example control circuit includes a first delay circuit having a first plurality of delay elements electrically connected in series and configured to generate a first control voltage associated with a first delay time. The control circuit further includes a second delay circuit having a second plurality of delay elements electrically connected at least in part in series. The second delay circuit is configured to generate a second control voltage associated with a second delay time. A first group of delay elements within the second plurality of delay elements exhibits the first delay time based on the first control voltage, and a second group of the second plurality of delay elements exhibits a second delay time based at least in part on the second control voltage.Type: GrantFiled: June 7, 2023Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Andrea Gambero, Juri Giovannone, Roberto Giorgio Bardelli, Alessandro Nicolosi -
Patent number: 12211774Abstract: Generally described, one or more embodiments are directed to semiconductor packages comprising a plurality of leads and methods of forming same. The plurality of leads include active leads that are electrically coupled to bond pads of a semiconductor die and thereby coupled to active components of the semiconductor die, and inactive leads that are not electrically coupled to bond pads of the semiconductor die. The active leads have surfaces that are exposed at a lower surface of the semiconductor package and forms lands, while the inactive leads are not exposed at the lower surface of the package.Type: GrantFiled: April 14, 2020Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS, INC.Inventors: Ela Mia Cadag, Frederick Ray Gomez, Aaron Cadag
-
Patent number: 12211853Abstract: Single gate and dual gate FinFET devices suitable for use in an SRAM memory array have respective fins, source regions, and drain regions that are formed from portions of a single, contiguous layer on the semiconductor substrate, so that STI is unnecessary. Pairs of FinFETs can be configured as dependent-gate devices wherein adjacent channels are controlled by a common gate, or as independent-gate devices wherein one channel is controlled by two gates. Metal interconnects coupling a plurality of the FinFET devices are made of a same material as the gate electrodes. Such structural and material commonalities help to reduce costs of manufacturing high-density memory arrays.Type: GrantFiled: May 31, 2023Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 12210880Abstract: A device includes an interface, which, in operation, couples to a non-volatile memory. The device includes circuitry coupled to the interface. The circuitry, in operation: reads a data configuration structure stored on the non-volatile memory, the data configuration structure being associated with a client circuit of a plurality of client circuits; and configures the client circuit, the configuring including writing data words of the data configuration structure to the client circuit, the writing including determining an address of the client circuit, the address being associated with at least one of the data words, the determining being based on number of data words in the data configuration structure.Type: GrantFiled: January 28, 2022Date of Patent: January 28, 2025Assignee: STMICROELECTRONICS S.r.l.Inventors: Roberta Vittimani, Martina Trogu