Abstract: The present invention provides a transmitter. In one embodiment, the transmitter includes a coefficient circuit configured to generate coefficients of a set of basis waveforms that represent channel quality metrics and a transmit circuit that transmits the coefficients. The present invention also provides a receiver. In one embodiment, the receiver includes a receive circuit configured to receive coefficients of a set of basis waveforms that represent channel quality metrics and a reconstruction circuit configured to reconstruct the channel quality metrics from the coefficients.
Abstract: The present invention provides a virtual machine for use with a general purpose processor (GPP). In one embodiment, the virtual machine includes a register set of the GPP dedicated to retain an execution context corresponding to an interrupt-driven task. The virtual machine also includes an interrupt generator coupled to the register set and configured to provide at least one interrupt event associated with the interrupt-driven task. The virtual machine further includes a virtual processor coupled to the interrupt generator and configured to execute a processing state corresponding to each interrupt event.
Abstract: The present invention provides a method for polishing a layer of material, a method for manufacturing a damascene interconnect structure, and a method for manufacturing an integrated circuit. The method for polishing a layer of material, among other steps, includes obtaining a substrate (310) having a layer of material (330) located thereover, and polishing the layer of material (330) using a polishing surface (410). The step of polishing the layer of material may include subjecting the layer of material (330) to a first polishing process using a first endpoint detection method, the first polishing process removing a portion of the layer of material, and subjecting remaining portions (420) of the layer of material (330) to a second polishing process using a second different optical endpoint detection method.
Abstract: The present invention provides a method for manufacturing a metal-insulator-metal (MIM) capacitor, a method for manufacturing an integrated circuit having a metal-insulator-metal (MIM) capacitor, and an integrated circuit having a metal-insulator-metal (MIM) capacitor. The method for manufacturing the metal-insulator-metal (MIM) capacitor, among other steps and without limitation, includes providing a material layer (185) over a substrate (110), and forming a refractory metal layer (210) having a thickness (t1) over the substrate (110), at least a portion of the refractory metal layer (210) extending over the material layer (185). The method further includes reducing the thickness (t2) of the portion of the refractory metal layer (210) extending over the material layer (185), thereby forming a thinned refractory metal layer (310), and reacting the thinned refractory metal layer (310) with at least a portion of the material layer (185) to form an electrode (440) for use in a capacitor.
Abstract: The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The integrated high voltage capacitor, among other features, includes a first capacitor plate (120) located over or in a substrate (105), and an insulator (130) located over the first capacitor plate (120), at least a portion of the insulator (130) comprising an interlevel dielectric layer (135, 138, 143, or 148). The integrated high voltage capacitor further includes a second capacitor plate (160) located over the insulator (130) and a top-level dielectric layer (199) located at least partially along a sidewall of the second capacitor plate (160).
Type:
Application
Filed:
January 17, 2006
Publication date:
August 24, 2006
Applicant:
Texas Instruments Inc.
Inventors:
David Larkin, Ashish Gokhale, Dhaval Saraiya, Quang Mai
Abstract: The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The integrated high voltage capacitor, among other features, includes a first capacitor plate (120) located over or in a semiconductor substrate (105), and an insulator (130) located over the first capacitor plate (120), at least a portion of the insulator (130) comprising an interlevel dielectric layer (135, 138, 143, or 148). The integrated high voltage capacitor further includes capacitance uniformity structures (910) located at least partially within the insulator (130) and a second capacitor plate (160) located over the insulator (130).
Abstract: The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The integrated high voltage capacitor, among other features, includes a first capacitor plate (120) located over or in a semiconductor substrate (105), and an insulator (130) located over the first capacitor plate (120), at least a portion of the insulator (130) comprising an interlevel dielectric layer (135, 138, 143, or 148). The integrated high voltage capacitor further includes a second capacitor plate (160) located over the insulator (130).
Abstract: A method of manufacturing a semiconductor device by qualifying an etch process. A semiconductor substrate is subjected to a predefined etch process to produce a partially-etched film. A scatterometry signature of the partially-etched film is produced. The scatterometry signature is used to determine if a physical property of the partially-etched film matches a target result.
Abstract: A method for the production of airgaps in a semiconductor device and device produced therefrom. The formation of airgaps is accomplished, in part, by chemically and/or mechanically changing the properties of a first dielectric layer locally, such that at least part of said first dielectric layer is converted locally and becomes etchable by a first etching substance. The local conversion of the dielectric material may be achieved during anisotropic etching of the material in oxygen containing plasma or ex-situ by performing an oxidizing step (e.g., a UV/ozone treatment or supercritical carbon dioxide with addition of an oxidizer). Formation of airgaps is achieved after creation of conductive lines and, alternatively, a barrier layer by a first etching substance. The airgaps are formed in a dual damascene structure, near the vias and/or the trenches of the damascene structure.
Type:
Application
Filed:
March 22, 2006
Publication date:
August 10, 2006
Applicants:
Interuniversitair Microelektronica Centrum (IMEC vzw), Texas Instruments, Inc.
Inventors:
Gerald Beyer, Jean Paul Mussy, Karen Maex, Victor Sutcliffe
Abstract: The present invention provides, in one embodiment, a method for reducing defects associated with a plasma deposition or etching process. In this particular embodiment, the method includes creating a plasma in a deposition or etching chamber (140) and purging undesirable species from the deposition or etching chamber (150) in the presence of the plasma.
Type:
Application
Filed:
February 2, 2005
Publication date:
August 3, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
Kenneth Hewes, Mark Odom, Michael Satterfield, Sirisha Kuchimanchi, Sean Collins, Zaid Nahas
Abstract: The present invention provides a method for analyzing critical defects in analog integrated circuits. The method for analyzing critical defects, among other possible steps, may include fault testing a power field effect transistor (120) portion of an analog integrated circuit (115) to obtain electrical failure data. The method may further include performing an in-line optical inspection of the analog integrated circuit (115) to obtain physical defect data, and correlating the electrical failure data and physical defect data to analyze critical defects.
Type:
Application
Filed:
January 31, 2005
Publication date:
August 3, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
Martin Mollat, Milind Khandekar, Tony Phan, Kyle Flessner
Abstract: A method for the production of airgaps in a semiconductor device and device produced therefrom. The formation of airgaps is accomplished, in part, by chemically and/or mechanically changing the properties of a first dielectric layer locally, such that at least part of said first dielectric layer is converted locally and becomes etchable by a first etching substance. The local conversion of the dielectric material may be achieved during anisotropic etching of the material in oxygen containing plasma or ex-situ by performing an oxidizing step (e.g., a UV/ozone treatment or supercritical carbon dioxide with addition of an oxidizer). Formation of airgaps is achieved after creation of conductive lines and, alternatively, a barrier layer by a first etching substance. The airgaps are formed in a dual damascene structure, near the vias and/or the trenches of the damascene structure.
Type:
Grant
Filed:
September 30, 2004
Date of Patent:
July 18, 2006
Assignees:
Interuniversitair Microelektronica Centrum (IMEC vzw), Texas Instruments, Inc.
Inventors:
Gerald Beyer, Jean Paul Gueneau de Mussy, Karen Maex, Victor Sutcliffe
Abstract: The present invention provides a method for placing a dopant in a substrate and a method for manufacturing an integrated circuit. The method for placing a dopant in a substrate, among other steps, includes providing a substrate (340) and implanting a dopant within the substrate (340) using an implant (370), the implant (370) moving at varying speeds across the substrate (340) to provide different concentrations of the dopant within the substrate (340).
Type:
Application
Filed:
January 12, 2005
Publication date:
July 13, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
Sean Collins, Jeffrey Loewecke, James Bernstein
Abstract: The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit. The method for manufacturing the semiconductor device, among other steps, includes forming a capping layer (210) over a transistor device having source/drain regions (150, 155) located over a substrate (110), the capping layer (210) having a degree of reflectivity, and annealing the transistor device through the capping layer (210) using photons (310), the annealing of the transistor device affected by the degree of reflectivity.
Abstract: The present invention provides, in one aspect, a method of imaging a microelectronics device 100. The method comprises cleaning, when contaminants are preset, a sample of a microelectronics device 100 to be imaged with a first solution comprising hydrofluoric acid, an inorganic acid and water, exposing the sample to a second solution comprising hydrofluoric acid, an inorganic acid and an organic acid, wherein the second solution forms a contrast between different regions within the sample, and producing an image of the contrasted sample.
Abstract: The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit including the same. The method for manufacturing the semiconductor device, among other steps, includes forming an L-shaped spacer (410) proximate a sidewall of a gate structure (130) located over a substrate (110), and implanting halo/pocket implant regions (620) through the L-shaped spacer (410) and in the substrate (110).
Abstract: The present invention provides a method for implanting charged particles in a substrate and a method for manufacturing an integrated circuit. The method for implanting charged particles in a substrate, among other steps, includes projecting a beam of charged particles (320) to a substrate (330), the beam of charged particles (320) having a given beam divergence, and forming a diverged beam of charged particles (360) by subjecting the beam of charged particles (320) to an energy field (350), thereby causing the beam of charged particles (320) to have a larger beam divergence. The method then desires implanting the diverged beam of charged particles (360) into the substrate (330).
Type:
Application
Filed:
December 7, 2004
Publication date:
June 8, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
James Bernstein, Lance Robertson, Said Ghneim, Jiejie Xu, Jeffrey Loewecke
Abstract: The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit. The method for manufacturing the semiconductor device, among other steps, includes providing a capped polysilicon gate electrode (290) over a substrate (210), the capped polysilicon gate electrode (290) including a buffer layer (260) located between a polysilicon gate electrode layer (250) and a protective layer (270). The method further includes forming source/drain regions (710) in the substrate (210) proximate the capped polysilicon gate electrode (290), removing the protective layer (270) and the buffer layer (260), and siliciding the polysilicon gate electrode layer (250) to form a silicided gate electrode (1110).
Type:
Application
Filed:
December 8, 2004
Publication date:
June 8, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
Shaofeng Yu, Haowen Bu, Jiong-Ping Lu, Lindsey Hall
Abstract: The present invention provides an interconnect structure, a method of manufacture therefore, and a method for manufacturing an integrated circuit including the same. The method for forming the interconnect structure, among other steps, includes subjecting a first portion (510) of a substrate (220) to a first etch process, the first etch process designed to etch at a first entry angle (?1), and subjecting a second portion (610) of the substrate (220) to a second different etch process, the second different etch process designed to etch at a second lesser entry angle (?2).
Type:
Application
Filed:
March 2, 2005
Publication date:
June 8, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
David Farber, Brian Goodllin, Robert Kraft
Abstract: The present invention provides a method for forming an interconnect on a semiconductor substrate 100. The method includes forming an opening 230 over an inner surface of the opening 130, the depositing forming a reentrant profile near a top portion of the opening 130. A portion of barrier 230 is etched, which removes at least a portion of the barrier 230 to reduce the reentrant profile. The etching also removes at least a portion of the barrier 230 layer at the bottom of the opening 130.
Type:
Application
Filed:
December 2, 2004
Publication date:
June 8, 2006
Applicant:
Texas Instruments, Inc.
Inventors:
Duofeng Yue, Stephan Grunow, Satyavolu Papa Rao, Noel Russell, Montray Leavy