Patents Examined by An T. Luu
-
Patent number: 10339985Abstract: A sense amplifier construction comprises a first n-type transistor and a second n-type transistor above the first n-type transistor. A third p-type transistor is included and a fourth p-type transistor is above the third p-type transistor. A lower voltage activation line is electrically coupled to n-type source/drain regions that are elevationally between respective gates of the first and second n-type transistors. A higher voltage activation line is electrically coupled to p-type source/drain regions that are elevationally between respective gates of the third and fourth p-type transistors.Type: GrantFiled: June 13, 2018Date of Patent: July 2, 2019Assignee: Micron Technology, Inc.Inventors: Charles L. Ingalls, Scott J. Derner
-
Patent number: 10340901Abstract: A random number generator capable of generating a natural random number using a spin-orbit torque (SOT) is provided. The random number generator includes a ferromagnetic metal layer and a spin-orbit torque wiring extending in a first direction crossing a lamination direction of the ferromagnetic metal layer and being joined to the ferromagnetic metal layer, wherein the direction of spins injected from the spin-orbit torque wiring into the ferromagnetic metal layer and an easy magnetization direction of the ferromagnetic metal layer intersect each other.Type: GrantFiled: February 8, 2018Date of Patent: July 2, 2019Assignee: TDK CORPORATIONInventors: Jiro Yoshinari, Tomoyuki Sasaki, Yohei Shiokawa
-
Patent number: 10340683Abstract: To provide a semiconductor device for driving an electric load to be divided into a plurality of opening/closing devices so that when an abnormality exists in any one of the division devices, that division device can be removed and replaced by an auxiliary device. Each of a plurality of opening/closing circuit units has an upper-side opening/closing device and a lower-side opening/closing device; while load driving is stopped, there is monitored the potential of the connection point between the upper and lower opening/closing devices at a time when any one of the opening/closing devices is closed or both of them are opened, and it is determined whether there exists short-circuit abnormality or disconnection abnormality in each of the opening/closing devices. When abnormality exists, the upper and lower opening/closing devices are removed and the auxiliary circuit is made effective.Type: GrantFiled: July 11, 2017Date of Patent: July 2, 2019Assignee: Mitsubishi Electric CorporationInventors: Takatoshi Murakami, Yuki Iwagami, Mitsunori Nishida
-
Patent number: 10333485Abstract: In one implementation, an analytical approach to determining an improved and/or optimal design of a matching network in a capacitive or inductive WPT system is provided. In one implementation, for example, a framework is provided to enable stage(s) of the network to simultaneously provide gain and compensation. The multistage matching network efficiency can be improved and/or optimized, such as by using the method of Lagrange multipliers, resulting in the optimum distribution of gain and compensation among the L-section stages.Type: GrantFiled: June 26, 2017Date of Patent: June 25, 2019Assignee: The Regents of the University of Colorado, a body corporateInventors: Sreyam Sinha, Ashish Kumar, Khurram K. Afridi
-
Patent number: 10325836Abstract: An integrated circuit with transmission line error detection comprises a substrate, a package enclosing the substrate, a lead extending from the inside of the package to the outside of the package, and a circuit supported by the substrate. The circuit includes an input circuit and an output circuit. A first wire is coupled between the output circuit and the lead and a second wire is coupled between the lead and the input circuit so that the input circuit receives a signal generated by the output circuit after the signal has been transmitted across the first and second wires.Type: GrantFiled: July 13, 2018Date of Patent: June 18, 2019Assignee: Allegro MicroSystems, LLCInventors: Nicolas Rigoni, Juan Manuel Cesaretti, Brian Bernier
-
Patent number: 10320332Abstract: Octagonal phase rotator includes an I-mixer having an I-DAC for steering current between positive and negative phases of an in-phase signal depending on k I-DAC control bits of a control code, a Q-mixer having a Q-DAC for steering current between the positive/negative phases of a quadrature signal depending on k Q-DAC control bits of the code, and an IQ-mixer having n IQ-mixer units each comprising an IQ-DAC for switching a second current unit between the in-phase and quadrature signals, in dependence on a respective bit of n IQ-DAC control bits, and between the positive/negative phases of the in-phase and quadrature signals via I and Q polarity switches respectively of that component. I and Q polarity switches of some different IQ-DAC components switch depending on different I-DAC control bits and Q-DAC control bits respectively. A summation circuit sums weighted output signals from the mixers to produce an output signal of phase.Type: GrantFiled: November 10, 2017Date of Patent: June 11, 2019Assignee: International Business Machines CorporationInventor: Pier A. Francese
-
Patent number: 10320379Abstract: Disclosed is a transistor-based switch having an N number of main field-effect transistors (FETs) stacked in series such that a first terminal of a first main FET of the N number of main FETs is coupled to a first end node and a second terminal of an Nth main FET of the N number of main FETs is coupled to a second end node, wherein N is a finite number greater than five. The transistor-based switch further includes a gate bias network having a plurality of gate resistors, wherein individual ones of the plurality of gate resistors are coupled to gate terminals of the N number of main FETs. A common gate resistor is coupled between a gate control input and a gate control node of the plurality of gate resistors, and a capacitor is coupled between the gate control node and a switch path node of the main FETs.Type: GrantFiled: December 20, 2017Date of Patent: June 11, 2019Assignee: Qorvo US, Inc.Inventors: Daniel Charles Kerr, Jinsung Choi, Baker Scott, George Maxim, Hideya Oshima
-
Patent number: 10312365Abstract: Laterally diffused MOSFETs on fully depleted SOI are provided. A laterally diffused MOSFET includes a substrate and a first semiconductor layer disposed on the substrate. The laterally diffused MOSFET also includes a buried oxide layer disposed on the first semiconductor layer. A second semiconductor layer that comprises a first gate region, a drain region, and a source region is disposed on the buried oxide layer. The first gate region is positioned between the source and drain regions. A first shallow trench isolation is disposed between the drain region and the first semiconductor layer. A second gate region is disposed on the first semiconductor layer away from the second semiconductor layer and between the first shallow trench isolation and a second shallow trench isolation. A gate node is coupled to the first and second gate regions to apply a gate voltage to the first and second gate regions.Type: GrantFiled: February 2, 2018Date of Patent: June 4, 2019Assignee: Avago Technologies International Sales PTE. LimitedInventors: Qing Liu, Akira Ito, Shom Surendran Ponoth
-
Patent number: 10298382Abstract: A frequency divider unit has a digital frequency divider configured to divide by an odd integer, and a dual-edge-triggered one-shot coupled to double frequency of an output of the digital frequency divider. The frequency divider unit is configurable to divide an input frequency by a configurable ratio selectable from at least non-integer ratios of 1.5, 2.5, and 3.5. In embodiments, the frequency divider unit relies on circuit delays to determine an output pulsewidth, and in other embodiments the output pulsewidth is determined from a clock signal. In embodiments, the unit is configurable to divide an input frequency by a configurable ratio selectable from at least non-integer ratios of 1.5, 2.5, 3.5, 4.5, 5.5, 6.5, and 7.5 as well as many integer ratios including 2, 4, 6, and 8. In embodiments, the digital frequency divider is configurable to provide a 50% duty cycle to the one-shot.Type: GrantFiled: August 9, 2017Date of Patent: May 21, 2019Assignee: OmniVision Technologies, Inc.Inventors: Charles Qingle Wu, Qi Niu
-
Patent number: 10283971Abstract: Embodiments described herein may relate to a system comprising a power source configured to provide a signal at an oscillation frequency; a transmitter coupled to the power source, wherein the transmitter comprises at least one transmit resonator; one or more receivers, wherein the at least one receive resonator is operable to be coupled to the transmit resonator via a wireless resonant coupling link; one or more loads, wherein each of the one or more loads is switchably coupled to one or more respective receive resonators. The system includes a controller configured to determine an operational state of the system, wherein the operational state comprises at least one of three coupling modes (common mode, differential mode, and inductive mode), and is configured to cause the transmitter to provide electrical power to each of the one or more loads via the wireless resonant coupling link according to the determined operational state.Type: GrantFiled: December 25, 2017Date of Patent: May 7, 2019Assignee: X Development LLCInventors: Brian John Adolf, Richard Wayne DeVaul
-
Patent number: 10277122Abstract: A charge pump circuit and a phase-locked loop (PLL) system using the same are provided. The charge pump circuit includes an upper current source, a lower current source and a plurality of switches. The switches are turned on or off by an error signal to increase or decrease the control voltage of the voltage-controlled oscillator (VCO) and further control the frequency of the output signal of the VCO. When the reference frequency signal matches with the divided frequency signal from the VCO, the upper current source and the lower current source are bypassed to decrease the voltage across the MOSFET, thereby minimizes the influence of the leakage current on the control voltage of VCO. In this way, the output jitter can be reduced due to smaller magnitude of peak-to-peak voltage on the control voltage of VCO in the PLL system caused by the leakage current of the MOSFET.Type: GrantFiled: August 29, 2018Date of Patent: April 30, 2019Assignee: NATIONAL CHIAO TUNG UNIVERSITYInventors: Shih-Hsing Wang, Chung-Chih Hung
-
Patent number: 10277205Abstract: A single-pole double-throw switch. In some embodiments, the switch includes a first switching transistor connected between a common terminal of the single-pole double-throw switch and a first switched terminal of the single-pole double-throw switch, a second switching transistor connected between the common terminal of the single-pole double-throw switch and a second switched terminal of the single-pole double-throw switch, a first auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the first switching transistor, and a second auxiliary transistor connected between the common terminal of the single-pole double-throw switch and a gate of the second switching transistor.Type: GrantFiled: August 23, 2018Date of Patent: April 30, 2019Assignee: Samsung Electronics Co., Ltd.Inventor: Vaibhav Tripathi
-
Patent number: 10270362Abstract: A rectifier IC includes, in a single package, a transistor chip in which a transistor is integrated, a controller chip that detects a drain voltage (VD) and a source voltage (VS) of the transistor so as to perform ON/OFF control of the transistor, and functions as secondary side rectifier means of an insulation type switching power supply. The controller chip turns on the transistor when VD is lower than VS and turns off the transistor when VD is higher than VS. The insulation type switching power supply includes a transformer supplied with an input voltage, a control unit that controls primary side current of the transformer according to a feedback signal, a rectifying and a smoothing unit that rectifies and smooths a secondary side voltage of the transformer so as to generate an output voltage, and an output feedback unit that generates the feedback signal according to the output voltage.Type: GrantFiled: October 24, 2017Date of Patent: April 23, 2019Assignee: Rohm Co., Ltd.Inventor: Junichi Hagino
-
Patent number: 10270450Abstract: Methods and apparatus relate to a bidirectional differential interface having a voltage-mode transmit driver architecture formed of multiple selectively enabled slices for coarse output resistance impedance matching. In an illustrative example, the transmit driver may include a programmable resistance for fine-tuning to impedance match the output resistance for transmit operation. During receive operation, protective voltage may be proactively applied to gates of drive transistors, for example, to minimize voltage stresses applied by external signal sources. Some implementations may automatically float the sources of the drive transistors, for example, to prevent back-feeding externally driven signal currents during receive mode operations. The transmit driver may have programmable voltage swing on, for example, the upper and/or lower bounds to enhance compatibility. A programmable common mode voltage node may be selectively applied, for example, through common mode resistors for receive mode operations.Type: GrantFiled: August 23, 2018Date of Patent: April 23, 2019Assignee: XILINX, INC.Inventors: Shaojun Ma, Parag Upadhyaya, Didem Z. Turker Melek
-
Patent number: 10263625Abstract: A TDC circuit includes a plurality of delay elements connected in series. The TDC circuit includes a reference signal supply circuit that randomly selects one of the plurality of delay elements to supply a reference signal. The TDC circuit includes a plurality of latch circuits that latch a clock signal in response to outputs of the plurality of delay elements. The TDC circuit includes an output circuit that codes output signals output from the plurality of latch circuits and outputs a digital code indicating a relative time relationship of the clock signal with respect to the reference signal.Type: GrantFiled: August 27, 2018Date of Patent: April 16, 2019Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takashi Tokairin
-
Patent number: 10261532Abstract: A load drive circuit is configured to control driving of an electric load that is a direct current load, and includes a controller, a switching element, and a current detection portion. The controller generates and outputs a control signal for controlling a flowing state of a load current that flows to the electric load. The switching element switches flowing and interrupting of the load current based on the control signal. The current detection portion detects the load current. The controller includes a type determination portion and a control signal output portion. The type determination portion determines a type of the electric load based on the load current detected by the current detection portion. The control signal output portion generates and outputs the control signal based on the type determined by the type determination portion.Type: GrantFiled: August 21, 2018Date of Patent: April 16, 2019Assignee: ANDEN CO., LTD.Inventors: Naoyuki Yasuda, Tomokatsu Fuseya, Manabu Morita
-
Patent number: 10264140Abstract: A wireless communication device associated with a mobile operator network transmits an authentication request for network access via a wireless access point (AP) using a transceiver other than the cellular network transceiver. Device authentication can occur directly with the mobile operator network or via a proxy server. Upon authentication, the requesting device may access a wide area network in a data off-load operational mode and the data flow to and from the device via the AP is monitored and reported to mobile operator network associated with the requesting device. The wireless communication device can communicate with any of a plurality of APs distributed in a venue during the data off-load operational mode.Type: GrantFiled: October 9, 2017Date of Patent: April 16, 2019Assignee: Mobilitie, LLCInventors: Gary Bernard Jabara, Lloyd Frederick Linder, Jonathan Mason Buck, Justin Ryan Best, Eric Keith Chun, Zabrina Valencia Guizar
-
Patent number: 10256827Abstract: A phase locked loop may be operable to generate, utilizing a frequency multiplier, a reference clock signal whose frequency is an integer M times a frequency of a crystal clock signal and is keyed on both rising and falling edges of the crystal clock signal. The phase locked loop may enable usage of both rising and falling edges of the crystal clock signal, based on the reference clock signal. The phase locked loop may perform an operation of the phase locked loop based on the enabling. The phase locked loop may perform a phase comparison function, based on both rising and falling edges of the crystal clock signal. By utilizing a sampled loop filter in the phase locked loop, the phase locked loop may eliminate, at an output of a charge pump in the phase locked loop, disturbance which is associated with duty cycle errors of the crystal clock signal.Type: GrantFiled: December 11, 2017Date of Patent: April 9, 2019Assignee: Maxlinear, Inc.Inventor: Sheng Ye
-
Patent number: 10250245Abstract: The embodiment relates to an input device comprises first and second MOS transistors, first to fourth resistors, and a comparator circuit. The first MOS transistor has a drain connected to a first terminal having a first voltage, a gate connected to a signal input terminal, and a source connected to a second terminal having a second voltage via the first and third resistors. The second MOS transistor has a drain and a gate connected to the first terminal, and a source connected to the second terminal via the second and fourth resistors. The comparator circuit outputs a signal having a level corresponding to a state in which a voltage of a node between the first and third resistors is higher or lower than a voltage of a node between the second and fourth resistors.Type: GrantFiled: July 21, 2017Date of Patent: April 2, 2019Assignee: THINE ELECTRONICS, INC.Inventor: Yutaka Chiba
-
Patent number: 10230378Abstract: The disclosure relates to a phase shifter having a first mode of operation and a second mode of operation, the phase shifter comprising a mixer stage configured to mix an oscillator signal with an analog signal to provide a phase shifted signal, switching circuitry and a controller arranged to provide the analog signal to the mixer stage as a voltage in the first mode of operation and as a current in the second mode of operation.Type: GrantFiled: June 28, 2018Date of Patent: March 12, 2019Assignee: NXP B.V.Inventors: Stephane Thuries, Cristian Pavao Moreira, Gilles Montoriol