Patents Examined by Benjamin Sandvik
-
Patent number: 9780336Abstract: An organic light-emitting display panel and a display device are provided; the display panel includes a first substrate (10) and a second substrate (50), and an electroluminescent layer (30) arranged between the first substrate (10) and the second substrate (50), a plurality of Elm layers (20) being each arranged between the electroluminescent layer (30) and the first substrate (10) as well as between the electroluminescent layer (30) and the second substrate (50), wherein at least one of the first substrate (10) and the second substrate (50) is a light exit surface, refractive indexes of the plurality of film layers between the light exit surface and the electroluminescent layer (30) are not greater than that of the light exit surface, and in any two adjacent film layers between the electroluminescent layer (30) and the light exit surface, a refractive index of a film layer which is far away from the light exit surface is not greater than that of a film layer which is close to the light exit surface.Type: GrantFiled: August 27, 2014Date of Patent: October 3, 2017Assignee: BOE Technology Group Co., Ltd.Inventors: Hongfei Cheng, Yuxin Zhang
-
Patent number: 9780119Abstract: The present application discloses a package cover plate for packaging a curved display panel comprising at least two curved portions.Type: GrantFiled: December 10, 2015Date of Patent: October 3, 2017Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Ronggang Shangguan, Li Sun
-
Patent number: 9780029Abstract: Some embodiments include methods of forming electrically conductive lines. Photoresist features are formed over a substrate, with at least one of the photoresist features having a narrowed region. The photoresist features are trimmed, which punches through the narrowed region to form a gap. Spacers are formed along sidewalls of the photoresist features. Two of the spacers merge within the gap. The photoresist features are removed to leave a pattern comprising the spacers. The pattern is extended into the substrate to form a plurality of recesses within the substrate. Electrically conductive material is formed within the recesses to create the electrically conductive lines. Some embodiments include semiconductor constructions having a plurality of lines over a semiconductor substrate. Two of the lines are adjacent to one another and are substantially parallel to one another except in a region wherein said two of the lines merge into one another.Type: GrantFiled: April 29, 2015Date of Patent: October 3, 2017Assignee: Micron Technology, Inc.Inventors: Vishal Sipani, Kyle Armstrong, Michael D. Hyatt, Michael Dean Van Patten, David A. Kewley, Ming-Chuan Yang
-
Patent number: 9780268Abstract: Submount based surface mount design (SMD) light emitter components and related methods are disclosed. In some aspects, light emitter components can include a submount with a first side having a first surface area, first and second electrical contacts disposed on the first side of the submount, and at least one light emitter chip on the first side. In some aspects, the electrical contact area can be less than half of the first surface area of the first side of the submount. Components disclosed herein can include low profile parts or domes where a ratio between a dome height and a dome width is less than 0.5. A method of providing components can include providing a panel of material and LED chips, dispensing a liquid encapsulant material over the panel, and singulating the panel into individual submount based components after the encapsulant material has hardened.Type: GrantFiled: January 31, 2013Date of Patent: October 3, 2017Assignee: Cree, Inc.Inventors: Christopher P. Hussell, Erin Welch, Jesse Colin Reiherzer, Peter Scott Andrews
-
Patent number: 9780116Abstract: According to one embodiment, a semiconductor device includes a stacked body and a pillar. The stacked body includes insulating films, electrode films, and silicon containing films. Each of the insulating films and each of the electrode films are stacked alternately. One of the silicon containing films is provided between one of the insulating films and one of the electrode films. The pillar extends in the stacked body in a stacking direction of the insulating films and the electrode films. The pillar includes a silicon pillar and a memory film. The silicon pillar extends in the stacking direction. The memory film is provided between the silicon pillar and one of the electrode films.Type: GrantFiled: December 8, 2016Date of Patent: October 3, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Hideaki Masuda, Katsuyasu Shiba, Nobuhide Yamada
-
Patent number: 9780109Abstract: A semiconductor device includes a semiconductor substrate, an element isolation film, and a fin having side surfaces facing each other in a first direction of an upper surface and a main surface connecting the facing side surfaces and extending in a second direction orthogonal to the first direction. The device further includes a control gate electrode arranged over the side surface via a gate insulation film and extending in the first direction, and a memory gate electrode arranged over the side surface via another gate insulation film having a charge accumulation layer and extending in the first direction. Furthermore, an overlap length by which the memory gate electrode overlaps with the side surface is smaller than an overlap length by which the control gate electrode overlaps with the side surface in the direction orthogonal to the upper surface.Type: GrantFiled: September 14, 2016Date of Patent: October 3, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yosuke Takeuchi, Eiji Tsukuda, Kenichiro Sonoda, Shibun Tsuda
-
Patent number: 9773824Abstract: A method of fabricating a pixelated imager and structure including a substrate with a bottom contact layer and active element blanket layers deposited on the bottom contact layer. The blanket layers are separated into an array of active elements with trenches isolating adjacent active elements in the array. A dielectric passivation/planarization layer is positioned over the array of active elements. An array of active element readout circuits overlies the passivation/planarization layer above the trenches with one active element readout circuit coupled to each active element of the array of active elements. Each active element and coupled active element readout circuit defines a pixel and the array of active elements and the coupled array of active element readout circuits defines a pixelated imager, and the readout circuit coupled to each active element includes at least one TFT with an active channel comprising a metal-oxide semiconductor material.Type: GrantFiled: March 31, 2016Date of Patent: September 26, 2017Assignee: CBRITE INC.Inventors: Chan-Long Shieh, Gang Yu
-
Patent number: 9773717Abstract: A semiconductor structure comprises one or more semiconductor devices, each of the semiconductor devices having two or more electrical connections; one or more first conductors connected to a first electrical connection on the semiconductor device, the first conductor comprising a first material having a positive Seebeck coefficient; and one or more second conductors connected to a second electrical connection on the semiconductor device, the second conductor comprising a second material having a negative Seebeck coefficient. The first conductor and the second conductor conduct electrical current through the semiconductor device and conduct heat away from the semiconductor device.Type: GrantFiled: August 22, 2016Date of Patent: September 26, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Siyuranga O. Koswatta, Sungjae Lee, Lan Luo, Scott K. Springer, Richard A. Wachnik
-
Patent number: 9773684Abstract: A method of manufacturing a fan out wafer level package comprises: preparing conductive projections on an upper surface of a chip; mounting the chip on a carrier with the upper surface of the chip facing upwards; plastic packaging the chip to form a plastic packaging body with tops of the conductive projections being disposed outside the plastic package body; and implementing a redistribution line processing on the plastic package body. With this method, chips can be made small and thin and the manufacturing processes can be simplified.Type: GrantFiled: October 29, 2015Date of Patent: September 26, 2017Assignee: National Center for Advanced Packaging Co., Ltd.Inventors: Hongjie Wang, Yibo Liu, Feng Chen, Dongkai Shangguan, Peng Sun
-
Patent number: 9773940Abstract: A method of manufacturing a semiconductor substrate includes forming a first semiconductor layer on a substrate, forming a metallic material layer on the first semiconductor layer, forming a first portion of a second semiconductor layer on the first semiconductor layer and the metallic material layer, removing the metallic material layer under the first portion of the second semiconductor layer by dipping the substrate in a solution, forming a second portion of the second semiconductor layer on the first portion of the second semiconductor layer, and forming a cavity entirely through a portion of the first semiconductor layer located under where the metallic material layer was removed.Type: GrantFiled: July 19, 2016Date of Patent: September 26, 2017Assignee: Seoul Viosys Co., Ltd.Inventor: Shiro Sakai
-
Patent number: 9773864Abstract: A nitride compound semiconductor has a substrate and a nitride compound semiconductor stack on the substrate. The nitride compound semiconductor stack includes a multilayer buffer layer, a channel layer on this multilayer buffer layer, and an electron supply layer on this channel layer. A recess extends from the surface of the electron supply layer through the channel layer and the multilayer buffer layer. A heat dissipation layer in this recess is contiguous to the multilayer buffer layer and the channel layer and has a higher thermal conductivity than the multilayer buffer layer.Type: GrantFiled: April 17, 2015Date of Patent: September 26, 2017Assignee: SHARP KABUSHIKI KAISHAInventors: Nobuyuki Ito, Manabu Tohsaki, Atsushi Ogawa
-
Patent number: 9768145Abstract: A semiconductor device and a method of making the same are provided. A first die and a second die are placed over a carrier substrate. A first molding material is formed adjacent to the first die and the second die. A first redistribution layer is formed overlying the first molding material. A through via is formed over the first redistribution layer. A package component is on the first redistribution layer next to the copper pillar. The package component includes a second redistribution layer. The package component is positioned so that it overlies both the first die and the second die in part. A second molding material is formed adjacent to the package component and the first copper pillar. A third redistribution layer is formed overlying the second molding material. The second redistribution layer is placed on a substrate and bonded to the substrate.Type: GrantFiled: October 29, 2015Date of Patent: September 19, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Kuo-Chung Yee, Tsung-Ding Wang, Chien-Hsun Lee
-
Patent number: 9768053Abstract: A method of forming patterns of a semiconductor device, including partially etching an upper portion of a substrate to form first preliminary active patterns and a first trench, each of the first preliminary active patterns having a first width, and the first trench having a second width of about 2 to 3 times the first width; forming an insulating spacer on each sidewall of the first trench to form a second trench having the first width; forming a second preliminary active pattern in the second trench, the second preliminary active pattern having the first width; partially etching the first and second preliminary active patterns to form a plurality of first active patterns and a plurality of second active patterns and an opening between the plurality of first and second active patterns; and forming an insulation pattern to fill the opening.Type: GrantFiled: December 1, 2015Date of Patent: September 19, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Won Kim, Jae-Kyu Lee
-
Patent number: 9766521Abstract: The present invention provides a manufacture method of a black matrix. The COA technology is utilized to manufacture the organic photoresist blocks with a larger thickness on the alignment marks. Then, the black matrix thin film covers on the organic photoresist blocks to tremendously increase the level differences of the positions of the alignment marks and adjacent areas. Thus, the contour recognition apparatus is employed to accurately recognize positions of the alignment marks. The issue that the alignment marks are difficult to be recognized after the black matrix thin film is coated in the BOA process can be solved.Type: GrantFiled: October 10, 2015Date of Patent: September 19, 2017Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Yuan Xiong
-
Patent number: 9768158Abstract: In a static electricity protection circuit according to the invention, a first wiring is electrically connected to a drain of a first p-type transistor and a gate and a source of a first n-type transistor; a second wiring is electrically connected to a gate and a source of the first p-type transistor, a drain of the first n-type transistor, a drain of a second p-type transistor and a gate and a source of a second n-type transistor; and a third wiring is electrically connected to a gate and a source of the second p-type transistor and a drain of the second n-type transistor.Type: GrantFiled: October 28, 2016Date of Patent: September 19, 2017Assignee: Seiko Epson CorporationInventors: Hidenori Sokabe, Masahito Yoshii
-
Patent number: 9768285Abstract: In one embodiment, an IGBT is formed to include a region of semiconductor material. Insulated gate structures are disposed in region of semiconductor material extending from a first major surface. An n-type field stop region extends from a second major surface into the region of semiconductor material. A p+ type polycrystalline semiconductor layer is disposed adjacent to the field stop region and provides an emitter region for the IGBT. An embodiment may include a portion of the p+ type polycrystalline semiconductor being doped n-type.Type: GrantFiled: June 7, 2016Date of Patent: September 19, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Marian Kuruc, Juraj Vavro
-
Patent number: 9768232Abstract: A variable resistance memory device including a substrate, a first insulation layer disposed on the substrate, first and second conductive lines, and memory units. The first conductive lines are arranged in a first direction on the first insulation layer and extend in a second direction. The second conductive lines are disposed over the first conductive lines, are arranged in the second direction, and extend in the first direction. The memory units are disposed in each area between the first and second conductive lines in a third direction and include a first electrode, a variable resistance pattern, a selection pattern, and a second electrode. The first electrode and the variable resistance pattern include a cross-section having an āLā shape. The variable resistance pattern contacts an upper surface of the first electrode. The second electrode is disposed on the variable resistance pattern. The selection pattern is disposed on the second electrode.Type: GrantFiled: October 19, 2016Date of Patent: September 19, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Sung-Ho Eun
-
Patent number: 9768265Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor layer, a first electrode, first and second oxide layers, and a storage layer. The first oxide layer is provided between the semiconductor layer and the first electrode. The second oxide layer is provided between the first oxide layer and the first electrode. The storage layer is provided between the first and second oxide layers. The storage layer includes a first region including silicon nitride, a second region provided between the first region and the second oxide layer and including silicon nitride, and a third region provided between the first and second regions. The third region includes a plurality of first metal atoms. A first density of bond of the first metal atoms in the third region is lower than a second density of bond of the first metal atom and a nitrogen atom in the third region.Type: GrantFiled: September 15, 2016Date of Patent: September 19, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Daisuke Matsushita, Yasushi Nakasaki, Tsunehiro Ino
-
Patent number: 9761774Abstract: A light-emitting element includes: a semiconductor light-emitting stack including a first semiconductor layer with a first conductivity, an active layer, and a second semiconductor layer with a second conductivity; a first conductive layer disposed on the semiconductor light-emitting stack and electrically connecting the second semiconductor layer; a first insulating layer on the first conductive layer; a second conductive layer disposed on the first insulating layer and electrically connecting the first semiconductor layer; a second insulating layer on the second conductive layer; a first pad and a second pad on the second conductive layer; and a cushion part disposed between the first pad and the second pad.Type: GrantFiled: November 23, 2015Date of Patent: September 12, 2017Assignee: EPISTAR CORPORATIONInventors: Chao-Hsing Chen, Tsung-Hsun Chiang, Chien-Chih Liao, Wen-Hung Chuang, Min-Yen Tsai, Bo-Jiun Hu
-
Patent number: 9761655Abstract: Stacked planar capacitor structures and methods of fabricating the same generally include stacking two or more capacitors with three electrodes by sharing a middle electrode, wherein each capacitor has a different area. The stacked structure does not include step heights, which permits fabrication of multiple structures where desired.Type: GrantFiled: June 20, 2016Date of Patent: September 12, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Takashi Ando, Lawrence A. Clevenger, Hemanth Jagannathan, Roger A. Quon