Patents Examined by Bryan Junge
-
Patent number: 9142547Abstract: A semiconductor device includes a semiconductor body of a first semiconductive material. A transistor is disposed in the semiconductor body. The transistor includes source and drain regions of a second semiconductive material embedded in the semiconductor body. A resistor overlies a top surface of the semiconductor body and is laterally spaced from the transistor. The resistor is formed from the second semiconductive material.Type: GrantFiled: March 31, 2011Date of Patent: September 22, 2015Assignee: Infineon Technologies AGInventors: Knut Stahrenberg, Jin-Ping Han
-
Patent number: 9087946Abstract: A light-emitting device comprises a first type semiconductor layer, a multi-quantum well structure on the first type semiconductor layer, and a second type semiconductor layer on the multi-quantum well structure, wherein the multi-quantum well structure comprises a first portion near the first type semiconductor layer, a second portion near the second type semiconductor layer, and a strain releasing layer between the first portion and the second portion and comprising a first layer including Indium, a second layer including Aluminum on the first layer, and a third layer including Indium on the second layer, wherein the Indium concentration of the third layer is higher than that of the first layer.Type: GrantFiled: October 26, 2012Date of Patent: July 21, 2015Assignee: Epistar CorporationInventors: Yu-Yao Lin, Yen-Chih Chen, Chien-Yuan Tseng, Tsun-Kai Ko, Chun-Ta Yu, Shih-Chun Ling, Cheng-Hsiung Yen, Hsin-Hsien Wu
-
Patent number: 9040351Abstract: A stack package includes a lower package including a lower package substrate and a lower semiconductor chip disposed on the lower package substrate, an upper package including an upper package substrate and an upper semiconductor chip disposed on the upper package substrate, a fastening element formed between a top surface of the lower semiconductor chip and a bottom surface of the upper package substrate, and a halogen-free inter-package connector connecting the lower package substrate to the upper package substrate.Type: GrantFiled: July 24, 2014Date of Patent: May 26, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Heung-Kyu Kwon, Jae-Wook Yoo, Hyon-Chol Kim, Su-Chang Lee, Min-Ok Na
-
Patent number: 9034689Abstract: Non-volatile storage elements having a reversible resistivity-switching element and techniques for fabricating the same are disclosed herein. The reversible resistivity-switching element may be formed by depositing an oxygen diffusion resistant material (e.g., heavily doped Si, W, WN) over the top electrode. A trap passivation material (e.g., fluorine, nitrogen, hydrogen, deuterium) may be incorporated into one or more of the bottom electrode, a metal oxide region, or the top electrode of the reversible resistivity-switching element. One embodiment includes a reversible resistivity-switching element having a bi-layer capping layer between the metal oxide and the top electrode. Fabricating the device may include depositing (un-reacted) titanium and depositing titanium oxide in situ without air break. One embodiment includes incorporating titanium into the metal oxide of the reversible resistivity-switching element.Type: GrantFiled: March 21, 2013Date of Patent: May 19, 2015Assignee: SanDisk 3D LLCInventors: Deepak C. Sekar, Franz Kreupl, Peter Rabkin, Chu-Chen Fu
-
Patent number: 9034744Abstract: In a replacement gate approach, the exposure of the placeholder material of the gate electrode structures may be accomplished on the basis of an etch process, thereby avoiding the introduction of process-related non-uniformities, which are typically associated with a complex polishing process for exposing the top surface of the placeholder material. In some illustrative embodiments, the placeholder material may be exposed by an etch process based on a sacrificial mask material.Type: GrantFiled: November 9, 2010Date of Patent: May 19, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Ralf Richter, Jens Heinrich, Andy Wei
-
Patent number: 9024333Abstract: Disclosed is a light emitting device including a substrate, a first conductive semiconductor layer disposed on the substrate, an active layer disposed on the first conductive semiconductor layer, and a second conductive semiconductor layer disposed on the active layer, wherein the first conductive semiconductor layer comprises a first layer provided at the upper surface thereof with a notch, a second layer disposed on the first layer and a third layer disposed on the second layer, wherein the first conductive semiconductor layer further comprises a blocking layer between the first layer and the second layer and the blocking layer is disposed along the notch. The light emitting device can reduce leakage current by dislocation and improve resistance to static electricity.Type: GrantFiled: January 26, 2012Date of Patent: May 5, 2015Assignee: LG Innotek Co., Ltd.Inventors: Jongpil Jeong, Sanghyun Lee, Sehwan Sim, Sungyi Jung
-
Patent number: 9023708Abstract: A method of forming a semiconductor device is provided. At least one gate structure including a dummy gate is formed on a substrate. A contact etch stop layer and a dielectric layer are formed to cover the gate structure. A portion of the contact etch stop layer and a portion of the dielectric layer are removed to expose the top of the gate structure. A dry etching process is performed to remove a portion of the dummy gate of the gate structure. A hydrogenation treatment is performed to the surface of the remaining dummy gate. A wet etching process is performed to remove the remaining dummy gate and thereby form a gate trench.Type: GrantFiled: April 19, 2013Date of Patent: May 5, 2015Assignee: United Microelectronics Corp.Inventors: Li-Chiang Chen, Jiunn-Hsiung Liao, Hsuan-Hsu Chen, Feng-Yi Chang, Chieh-Te Chen, Shang-Yuan Tsai, Ching-Pin Hsu
-
Patent number: 9012997Abstract: A semiconductor device includes a semiconductor-on-insulator (SOI) substrate having a bulk substrate layer, an active semiconductor layer and a buried insulator layer disposed between the bulk substrate layer and the active semiconductor layer. A trench is formed through the SOI substrate to expose the bulk substrate layer. A doped well is formed in an upper region of the bulk substrate layer adjacent trench. The semiconductor device further includes a first doped region different from the doped well that is formed in the trench.Type: GrantFiled: October 26, 2012Date of Patent: April 21, 2015Assignee: International Business Machines CorporationInventors: Tenko Yamashita, Terence B. Hook, Veeraraghavan S. Basker, Chun-Chen Yeh
-
Patent number: 8999778Abstract: Some embodiments include a method of providing a semiconductor device. The method can include: (a) providing a flexible substrate; (b) depositing at least one layer of material over the flexible substrate, wherein the deposition of the at least one layer of material over the flexible substrate occurs at a temperature of at least 180° C.; and (c) providing a diffusion barrier between a metal layer and an a-Si layer. Other embodiments are disclosed in this application.Type: GrantFiled: November 17, 2011Date of Patent: April 7, 2015Assignee: Arizona Board of RegentsInventors: Shawn O'Rourke, Curtis Moyer, Scott Ageno, Dirk Bottesch, Barry O'Brien, Michael Marrs
-
Patent number: 8999791Abstract: A plurality of doped sacrificial semiconductor material portions of a first width and a plurality of doped sacrificial semiconductor material portions of a second width, which is different from the first width, are provided on a sacrificial gate dielectric material. Exposed portions of the sacrificial dielectric material are removed. A dielectric material is formed adjacent each doped sacrificial semiconductor material portion such that an upper surface of each doped sacrificial semiconductor material portion is exposed. Each doped sacrificial semiconductor material portion is removed providing a first set of gate cavities having the first width and a second set of gate cavities having the second width. Each gate cavity is filled with a gate structure. The gate structures formed in the first set of gate cavities have the first width, while the gate structure formed in the second set of gate cavities have the second width.Type: GrantFiled: May 3, 2013Date of Patent: April 7, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 8993460Abstract: Disclosed herein are methods of forming SiC/SiCN film layers on surfaces of semiconductor substrates. The methods may include introducing a silicon-containing film-precursor and an organometallic ligand transfer reagent into a processing chamber, adsorbing the silicon-containing film-precursor, the organometallic ligand transfer reagent, or both onto a surface of a semiconductor substrate under conditions whereby either or both form an adsorption-limited layer, and reacting the silicon-containing film-precursor with the organometallic ligand transfer reagent, after either or both have formed the adsorption-limited layer. The reaction results in the forming of the film layer. In some embodiments, a byproduct is also formed which contains substantially all of the metal of the organometallic ligand transfer reagent, and the methods may further include removing the byproduct from the processing chamber. Also disclosed herein are semiconductor processing apparatuses for forming SiC/SiCN film layers.Type: GrantFiled: January 10, 2013Date of Patent: March 31, 2015Assignee: Novellus Systems, Inc.Inventor: Adrien LaVoie
-
Patent number: 8994164Abstract: A semiconductor device includes an insulating substrate having a semiconductor element mounted thereon; an outer case accommodating the insulating substrate; and a metallic terminal bar disposed above the insulating substrate and fixed to side walls of the outer case at both ends thereof. Each of both ends of the terminal bar at a position close to the side wall of the outer case at a surface on an opposite side to a surface facing the insulating substrate is provided with a pressed groove.Type: GrantFiled: September 12, 2012Date of Patent: March 31, 2015Assignee: Fuji Electric Co., Ltd.Inventors: Hideaki Takahashi, Tatsuya Karasawa, Yo Sakamoto
-
Patent number: 8987046Abstract: Non-volatile storage elements having a reversible resistivity-switching element and techniques for fabricating the same are disclosed herein. The reversible resistivity-switching element may be formed by depositing an oxygen diffusion resistant material (e.g., heavily doped Si, W, WN) over the top electrode. A trap passivation material (e.g., fluorine, nitrogen, hydrogen, deuterium) may be incorporated into one or more of the bottom electrode, a metal oxide region, or the top electrode of the reversible resistivity-switching element. One embodiment includes a reversible resistivity-switching element having a bi-layer capping layer between the metal oxide and the top electrode. Fabricating the device may include depositing (un-reacted) titanium and depositing titanium oxide in situ without air break. One embodiment includes incorporating titanium into the metal oxide of the reversible resistivity-switching element.Type: GrantFiled: March 15, 2013Date of Patent: March 24, 2015Assignee: SanDisk 3D LLCInventors: Deepak C. Sekar, Franz Kreupl, Raghuveer S. Makala, Peter Rabkin
-
Patent number: 8932922Abstract: A method of fabricating a semiconductor device having a dual gate allows for the gates to have a wide variety of threshold voltages. The method includes forming a gate insulation layer, a first capping layer, and a barrier layer in the foregoing sequence across a first region and a second region on a substrate, exposing the gate insulation layer on the first region by removing the first capping layer and the barrier layer from the first region, forming a second capping layer on the gate insulation layer in the first region and on the barrier layer in the second region, and thermally processing the substrate on which the second capping layer is formed. The thermal processing causes material of the second capping layer to spread into the gate insulation layer in the first region and material of the first capping layer to spread into the gate insulation layer in the second region. Thus, devices having different threshold voltages can be formed in the first and second regions.Type: GrantFiled: May 26, 2011Date of Patent: January 13, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Hoon-joo Na, Yu-gyun Shin, Hong-bae Park, Hag-ju Cho, Sug-hun Hong, Sang-jin Hyun, Hyung-seok Hong
-
Patent number: 8927392Abstract: Methods for forming semiconductor devices include providing a textured template, forming a buffer layer over the textured template, forming a substrate layer over the buffer layer, removing the textured template, thereby exposing a surface of the buffer layer, and forming a semiconductor layer over the exposed surface of the buffer layer.Type: GrantFiled: October 31, 2008Date of Patent: January 6, 2015Assignee: Siva Power, Inc.Inventor: Leslie G. Fritzemeier
-
Patent number: 8912064Abstract: A method for forming an impurity region of a vertical transistor includes forming an impurity ion junction region within a semiconductor substrate, and forming a trench by etching the semiconductor substrate in which the impurity ion junction region is formed. The etching process is performed to remove a portion of the impurity ion junction region, so that a remaining portion of the impurity ion junction region is exposed to a lower side wall of the trench to serve as a buried bit line junction region.Type: GrantFiled: June 25, 2013Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventors: Yong Seok Eun, Tae Kyun Kim, Kyong Bong Rouh, Eun Shil Park
-
Patent number: 8900965Abstract: A method of manufacturing a nonvolatile memory device that is a variable resistance nonvolatile memory device, which has good consistency with a dual damascene process that is suitable for the formation of fine copper lines and which enables large capacity and high integration. This method includes: forming a variable resistance element, a contact hole and a line groove; and forming a current steering layer of a bidirectional diode element above interlayer insulating layers and a variable resistance layer to cover the line groove without covering a bottom surface of the contact hole.Type: GrantFiled: March 21, 2012Date of Patent: December 2, 2014Assignee: Panasonic CorporationInventors: Haruyuki Sorada, Takumi Mikawa, Kenji Tominaga, Kiyotaka Tsuji
-
Patent number: 8895352Abstract: Techniques for forming a thin coating of a material on a carbon-based material are provided. In one aspect, a method for forming a thin coating on a surface of a carbon-based material is provided. The method includes the following steps. An ultra thin silicon nucleation layer is deposited to a thickness of from about two angstroms to about 10 angstroms on at least a portion of the surface of the carbon-based material to facilitate nucleation of the coating on the surface of the carbon-based material. The thin coating is deposited to a thickness of from about two angstroms to about 100 angstroms over the ultra thin silicon layer to form the thin coating on the surface of the carbon-based material.Type: GrantFiled: June 2, 2009Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Katherina Babich, Alessandro Callegari, Zhihong Chen, Edward Kiewra, Yanning Sun
-
Patent number: 8890320Abstract: A semiconductor device may include a first line of vias including a first via and a second via immediately adjacent to the first via. The semiconductor device may further include a second line of vias arranged immediately adjacent to and parallel to the first line of vias, the second line of vias including a third via immediately adjacent to the first via and the second via, the second line of vias further including a fourth via immediately adjacent to the third via, the first via, and the second via. The shortest distance between the second via and the fourth via may be greater than the shortest distance between the first via and the second via.Type: GrantFiled: October 24, 2012Date of Patent: November 18, 2014Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Jerry Liu, Wanchun Ding, Wendy Wei
-
Patent number: 8872258Abstract: A semiconductor memory device includes: a sense amplifier; a plurality of memory cell arrays; a shared MOS transistor that connects/disconnects the sense amplifier and a bit line included in the memory cell arrays; and a control circuit that controls operation of the shared MOS transistor. A part or whole of an in-sense-amplifier bit line that is a bit line connecting the sense amplifier and the shared MOS transistor is embedded in a semiconductor substrate.Type: GrantFiled: January 26, 2012Date of Patent: October 28, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Soichiro Yoshida, Yoshimitsu Yanagawa, Tomonori Sekiguchi, Akira Kotabe