Patents Examined by Douglas King
-
Patent number: 10699794Abstract: An electronic device applicable to an artificial neuron network. The electronic device includes a first circuit, a second circuit, and first to sixth wirings. The first circuit includes a first transistor, a second transistor, and a capacitor. The second circuit includes a third transistor. A gate of the third transistor is electrically connected to the third wiring. The capacitor capacitively couples the third wiring and the gate of the second transistor. The first circuit is capable of storing a weight as an analog value. The first transistor is typically an oxide semiconductor transistor.Type: GrantFiled: November 26, 2018Date of Patent: June 30, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takayuki Ikeda, Yoshiyuki Kurokawa
-
Patent number: 10691346Abstract: A read operation method of a nonvolatile memory includes selecting at least a first selection defence code from among a plurality of defence codes by using read voltage level determination information and read environment information, the read environment information including values respectively corresponding to a plurality of factors; determining a level of a read voltage for performing a read operation based on the first selection defence code; and performing the read operation by using the read voltage having the determined level.Type: GrantFiled: December 19, 2017Date of Patent: June 23, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Il-su Han
-
Patent number: 10692568Abstract: A memory device includes: at least one memory cell; a bit line connected to the at least one memory cell; a write controller; a write driver receiving a logic signal from an output terminal of the write controller, and driving the bit line based on the logic signal; a negative voltage generator generating a reference voltage for receipt by a ground terminal of the write driver; and a protector connected to one of a power terminal and the output terminal of the write controller. The protector is capable of releasing stress voltage of the write driver.Type: GrantFiled: September 13, 2018Date of Patent: June 23, 2020Assignee: M31 TECHNOLOGY CORPORATIONInventors: Shyh-Chyi Yang, Wei-Chiang Shih
-
Patent number: 10679715Abstract: A nonvolatile memory apparatus may include a first memory cell array, a second memory cell array, and a data sensing circuit. The first memory cell array may include a plurality of first memory cells coupled between a plurality of first word lines and a bit line. The second memory cell array may include a plurality of second memory cells coupled between a plurality of second word lines and the bit line. The data sensing circuit may define a sensing period and a latch period based on a power-up signal, may precharge a sensing node coupled to the bit line, may sense and amplify a voltage level of the sensing node, during the sensing period, and may generate an output signal by latching the sensed and amplified signal during the latch period.Type: GrantFiled: November 8, 2018Date of Patent: June 9, 2020Assignee: SK hynix Inc.Inventor: Keun Sik Ko
-
Patent number: 10679701Abstract: A solid state drive (SSD) device includes nonvolatile memory devices, a controller, a main power supply circuit and an auxiliary reprogram device. The controller controls the nonvolatile memory devices. The main power supply circuit provides an operation voltage to the nonvolatile memory devices and the controller using a supply voltage provided through a power line. The auxiliary reprogram device provides an auxiliary supply voltage to the nonvolatile memory devices and the controller and generates a reprogram command. The controller is configured to, if the SSD is not powered, perform periodically at a first period a reprogram operation on the nonvolatile memory devices.Type: GrantFiled: October 25, 2016Date of Patent: June 9, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji-Won Park, Ho-Jin Chun, Chung-Hyun Ryu
-
Patent number: 10672443Abstract: A fin-Field Effect Transistor based system on chip (SoC) memory is provided and includes a control block, first logic gates, and row decoder blocks. The control block includes a clock generator circuit that generates an internal clock signal, and a global driver circuit coupled to the clock generator circuit that drives a global clock signal. Each row decoder block includes a second logic gate that receives higher order non-clocked address signals via input terminals, a transmission gate that combines the global clock signal and the higher order non-clocked address signals, third logic gates that receive lower order non-clocked address signals and higher order clocked address signals, and output a combined lower order address and higher order address along with the global clock signal, level shifter circuits that receive the outputs, and word-line driver circuits that generate word-lines based on the output of the level shifter circuits.Type: GrantFiled: October 22, 2018Date of Patent: June 2, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ankur Gupta, Abhishek Kesarwani, Parvinder Kumar Rana, Manish Chandra Joshi, Lava Kumar Pulluru
-
Patent number: 10658034Abstract: In an example, a first data structure can be read with a first read voltage dedicated to the first data structure. A second data structure that stores a larger quantity of data than the first data structure can be with a second read voltage that is dedicated to the second data structure. The first data structure can be with a third read voltage in response to a quantity of errors in reading the first data structure being greater than or equal to a first threshold quantity. The second data structure can be read with the third read voltage in response to a quantity of errors in reading the second data structure being greater than or equal to a second threshold quantity. The read voltages can be based on a temperature of an apparatus that includes the first and second data structures.Type: GrantFiled: November 6, 2018Date of Patent: May 19, 2020Assignee: Micron Technology, Inc.Inventors: Marco Sforzin, Mattia Robustelli, Innocenzo Tortorelli, Mario Allegra, Paolo Amato
-
Patent number: 10643708Abstract: A method for operating a low-current EEPROM array is disclosed. The EEPROM array comprises bit line groups, word lines, common source lines, and sub-memory arrays. Each sub-memory array includes a first memory cell and a second memory cell. The first memory cell is connected with one bit line of a first bit line group, a first common source line, and a first word line. The second memory cell is connected with the other bit line of the first bit line group, the first common source line, and a second word line. The first and second memory cells are operation memory cells and symmetrically arranged at two sides of the first common source line. The method uses special biases to perform the bytes writing and erasing with low current, low voltage and low cost.Type: GrantFiled: October 12, 2018Date of Patent: May 5, 2020Assignee: Yield Microelectronics Corp.Inventors: Hsin-Chang Lin, Cheng-Yu Chung, Wen-Chien Huang
-
Patent number: 10643727Abstract: Apparatus and methods for protection against inadvertent programming of fuse cells are provided herein. In certain configurations, a fuse system includes a fuse protection diode, a fuse, a fuse programming transistor and a cascode transistor electrically connected in series between a cathode of the fuse protection diode and the fuse, a power supply pad electrically connected to an anode of the fuse protection diode and that receives a power supply voltage, and a biasing circuit powered by the power supply voltage and including a voltage regulator that generates a regulated voltage and a level shifter that provides a fuse programming signal to a gate of the fuse programming transistor. The level shifter controls the fuse programming signal with the power supply voltage in a first state of a control signal, and controls the fuse programming signal with the regulated voltage in a second state of the control signal.Type: GrantFiled: June 12, 2019Date of Patent: May 5, 2020Assignee: Skyworks Solutions, Inc.Inventors: Bo Zhou, Guillaume Alexandre Blin
-
Patent number: 10643671Abstract: According to an embodiment, a semiconductor device includes a plurality of first interconnections, a plurality of gate dielectric films, and a plurality of second interconnections. The plurality of first interconnections are oxide semiconductors formed in parallel at predetermined intervals in a first direction. The plurality of gate dielectric films are formed on surfaces of the first interconnections, respectively. The plurality of second interconnections are conductors formed at predetermined intervals in parallel to a second direction orthogonal to the first direction, respectively, to bridge over the gate dielectric films.Type: GrantFiled: February 15, 2018Date of Patent: May 5, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Tatsumura, Keiji Ikeda, Tsutomu Tezuka
-
Patent number: 10643694Abstract: An electronic device can include a semiconductor material including a channel region configured to conduct a current, a source contact electrically coupled to the channel region at a first location, a drain contact electrically coupled to the channel region at a second location spaced apart from the first location, a partial-polarization material on the semiconductor material between the source contact and the drain contact opposite the channel region and a gate contact on the partial-polarization material opposite the channel region and ohmically coupled to the drain contact or ohmically coupled to the source contact.Type: GrantFiled: November 5, 2018Date of Patent: May 5, 2020Assignee: University of Notre Dame du LacInventors: Cristobal Alessandri, Erich Kinder, Alan C. Seabaugh
-
Patent number: 10629286Abstract: A memory device includes a memory cell array, a write/read circuit, a control circuit and an anti-fuse array. The memory cell array includes a plurality of nonvolatile memory cells. The write/read circuit performs a write operation to write write data in a target page of the memory cell array, verifies the write operation by comparing read data read from the target page with the write data and outputs a pass/fail signal indicating one of a pass or a fail of the write operation based on a result of the comparing. The control circuit controls the write/read circuit and selectively outputs an access address of the target page as a fail address in response to the pass/fail signal. The anti-fuse array in which the fail address is programmed, outputs a repair address that replaces the fail address.Type: GrantFiled: September 12, 2018Date of Patent: April 21, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Jun Lee, Tae-Hui Na, Chea-Ouk Lim
-
Patent number: 10622091Abstract: A nonvolatile memory device includes a memory cell array and a bad block remapping circuit. The memory cell array includes a first mat and a second mat that are paired with each other. The first mat includes a plurality of first memory blocks. The second mat includes a plurality of second memory blocks. A first selection memory block among the plurality of first memory blocks and a second selection memory block among the plurality of second memory blocks are accessed based on a first address. The bad block remapping circuit generates a first remapping address based on the first address when it is determined that the first selection memory block is defective. A first remapping memory block among the plurality of first memory blocks and the second selection memory block are accessed based on the first remapping address.Type: GrantFiled: November 28, 2017Date of Patent: April 14, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Jun Lee, Bong-Soon Lim, Sang-Won Park
-
Patent number: 10621490Abstract: According to an embodiment, a semiconductor device includes M write word lines, M read word lines, N write bit lines, N read bit lines, N source lines, and M×N cells. The M×N cells are arranged in a matrix including M rows×N columns. A cell in an m-th row×an n-th column includes a first FET, a second FET, and a capacitor. The first FET is connected to an m-th write word line at a gate, to an n-th write bit line at a drain, and to a source of the second FET at a source. The second FET is connected to an m-th read word line at a gate and to an n-th read bit line at a drain. The capacitor is connected to an n-th source line at one end and to the source of the first RET at the other end.Type: GrantFiled: February 20, 2018Date of Patent: April 14, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Chika Tanaka, Keiji Ikeda
-
Patent number: 10622049Abstract: An electronic device includes a semiconductor memory. The semiconductor memory includes: a write circuit configured to supply a write pulse to at least one of a plurality of memory cells in a write mode, the write pulse corresponding to write data; and a write pulse conversion circuit configured to change a waveform of the write pulse, the waveform having a falling edge, the write pulse conversion circuit changing the falling edge of the wave form to have two or more slopes.Type: GrantFiled: April 27, 2018Date of Patent: April 14, 2020Assignee: SK hynix Inc.Inventors: Seok-Man Hong, Tae-Hoon Kim
-
Patent number: 10622032Abstract: In a chip-to-chip signaling system includes at least one signaling link coupled between first and second ICs, the first IC has an interface coupled to the signaling link and timed by a first interface timing signal. The second IC has an interface coupled to the signaling link and timed by a second interface timing signal that is mesochronous with respect to the first interface timing signal. The second IC further has phase adjustment circuitry that adjusts a phase of the second interface timing signal using a digital counter implemented with Josephson-junction circuit elements.Type: GrantFiled: December 1, 2016Date of Patent: April 14, 2020Assignee: Rambus Inc.Inventors: Frederick A. Ware, John Eric Linstadt, Carl W. Werner
-
Patent number: 10622066Abstract: A resistive memory device according to an example embodiment of the inventive concepts includes: a cell array including a first section and a second section; a first column switch circuit connected to a memory cell and a reference cell of the first section through first bit lines; a second column switch circuit connected to a memory cell and a reference cell of the second section through second bit lines; and a column decoder configured to control the first and second column switch circuits such that one of the first bit lines connected to the memory cell and one of the second bit lines connected to the reference cell are selected according to a first column address, and one of the first bit lines connected to the reference cell and one of the second bit lines connected to the memory cell are selected according to a second column address.Type: GrantFiled: September 14, 2018Date of Patent: April 14, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Artur Antonyan
-
Patent number: 10622057Abstract: A sensing system can read from a memory cell configured to store a data bit and to produce a differential signal indicating a data state of the memory cell. The data state can be selected from three data states. An example of the system can include a pair of bit lines, a pair of sense amplifiers (SAs), and a data output circuit. The bit lines are coupled to the memory cell to receive the differential signal. The SAs are each independently coupled to the bit lines through an isolation circuit. The data output circuit can receive outputs from the SAs and indicate the data state of the memory cell based on the outputs.Type: GrantFiled: April 26, 2018Date of Patent: April 14, 2020Assignee: Micron Technology, Inc.Inventors: Christopher J. Kawamura, Charles L. Ingalls, Scott J. Derner
-
Patent number: 10607662Abstract: A Static Random Access Memory (SRAM) array power supply circuit is presented. The circuit comprises an SRAM test unit having a substantially same structure as a basic SRAM unit in the SRAM array; a switch device connected to a power source, the SRAM test unit, and the SRAM array; and a switch control circuit connected to the SRAM test unit and the switch device. When a test voltage in the SRAM test unit is lower than a threshold voltage, the switch device is closed so that the power source begins to charge the SRAM array and the SRAM test unit. The SRAM test unit provides an early warning for the SRAM array, allowing the latter to be charged upon fulfillment of a condition (e.g., charge is low). Compared to conventional circuits, this circuit provides an output voltage that is more stable and less susceptible to the changes in external conditions such as temperature or pressure.Type: GrantFiled: July 27, 2018Date of Patent: March 31, 2020Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Chen-Yi Huang, Chia Chi Yang, Dong Xiang Luo, Cheng-Tai Huang
-
Patent number: 10606485Abstract: A nonvolatile memory device includes a target memory area; a control unit configured to apply a program pulse one or more times to the target memory area in response to a program command, until program verification passes; and a status storage unit configured to store a program status information for the target memory area, wherein the control unit is supplied with a first operation voltage, and the status storage unit is supplied with a second operation voltage.Type: GrantFiled: May 31, 2019Date of Patent: March 31, 2020Assignee: SK hynix Inc.Inventor: Sok Kyu Lee