Patents Examined by Erik Kielin
  • Patent number: 11715667
    Abstract: Process chamber lid assemblies and process chambers comprising same are described. The lid assembly has a housing with a gas dispersion channel in fluid communication with a lid plate. A contoured bottom surface of the lid plate defines a gap to a top surface of a gas distribution plate. A pumping channel is formed between an upper outer peripheral contour of the gas distribution plate and the lid plate.
    Type: Grant
    Filed: April 14, 2022
    Date of Patent: August 1, 2023
    Assignee: Applied Materials, Inc.
    Inventors: Anqing Cui, Dien-Yeh Wu, Wei V. Tang, Yixiong Yang, Bo Wang
  • Patent number: 11715725
    Abstract: Semiconductor device assemblies having stacked semiconductor dies and electrically functional heat transfer structures (HTSs) are disclosed herein. In one embodiment, a semiconductor device assembly includes a first semiconductor die having a mounting surface with a base region and a peripheral region adjacent the base region. At least one second semiconductor die can be electrically coupled to the first semiconductor die at the base region. The device assembly can also include an HTS electrically coupled to the first semiconductor die at the peripheral region.
    Type: Grant
    Filed: June 30, 2021
    Date of Patent: August 1, 2023
    Assignee: Micron Technology, Inc.
    Inventor: Thomas H. Kinsley
  • Patent number: 11699618
    Abstract: The present disclosure describes a method for forming a nitrogen-rich protective layer within a low-k layer of a metallization layer to prevent damage to the low-k layer from subsequent processing operations. The method includes forming, on a substrate, a metallization layer having conductive structures in a low-k dielectric. The method further includes forming a capping layer on the conductive structures, where forming the capping layer includes exposing the metallization layer to a first plasma process to form a nitrogen-rich protective layer below a top surface of the low-k dielectric, releasing a precursor on the metallization layer to cover top surfaces of the conductive structures with precursor molecules, and treating the precursor molecules with a second plasma process to dissociate the precursor molecules and form the capping layer. Additionally, the method includes forming an etch stop layer to cover the capping layer and top surfaces of the low-k dielectric.
    Type: Grant
    Filed: August 12, 2020
    Date of Patent: July 11, 2023
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Chen-Yi Lee, Chia-Lin Hsu
  • Patent number: 11699705
    Abstract: A semiconductor device includes a PMOS region and a NMOS region on a substrate, a first fin-shaped structure on the PMOS region, a first single diffusion break (SDB) structure in the first fin-shaped structure, a first gate structure on the first SDB structure, and a second gate structure on the first fin-shaped structure. Preferably, the first gate structure and the second gate structure are of different materials and the first gate structure disposed directly on top of the first SDB structure is a polysilicon gate while the second gate structure disposed on the first fin-shaped structure is a metal gate in the PMOS region.
    Type: Grant
    Filed: February 22, 2022
    Date of Patent: July 11, 2023
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Yen-Wei Tung, Jen-Yu Wang, Cheng-Tung Huang, Yan-Jou Chen
  • Patent number: 11694927
    Abstract: A structure and a formation method of a semiconductor device are provided. The method includes forming a first source/drain structure and a second source/drain structure over a semiconductor substrate. The method also includes forming a dielectric layer over the first source/drain structure and the second source/drain structure and forming a conductive contact on the first source/drain structure. The method further includes forming a first conductive via over the conductive contact, and the first conductive via is misaligned with the first source/drain structure. In addition, the method includes forming a second conductive via directly above the second source/drain structure, and the second conductive via is longer than the first conductive via.
    Type: Grant
    Filed: September 2, 2021
    Date of Patent: July 4, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Yi-Hsiung Lin, Yi-Hsun Chiu, Shang-Wen Chang
  • Patent number: 11688627
    Abstract: A substrate for radiofrequency microelectronic devices comprises a carrier substrate made of a semi-conductor, a sintered composite layer disposed on the carrier substrate and formed from powders of at least a first dielectric material and a second dielectric different from the first material, the sintered composite layer having a thickness larger than 5 microns and a thermal expansion coefficient that is matched with that of the carrier substrate to plus or minus 30%.
    Type: Grant
    Filed: March 13, 2019
    Date of Patent: June 27, 2023
    Assignee: Soitec
    Inventors: Frederic Allibert, Christelle Veytizou, Damien Radisson
  • Patent number: 11676851
    Abstract: According to an aspect of the present inventive concept there is provided a method for manufacturing a fluid sensor device comprising: bonding a silicon-on-insulator arrangement comprising a silicon wafer, a buried oxide, a silicon layer, and a first dielectric layer, to a CMOS arrangement comprising a metallization layer and a planarized dielectric layer, wherein the bonding is performed via the first dielectric layer and the planarized dielectric layer; forming a fin-FET arrangement in the silicon layer, wherein the fin-FET arrangement is configured to function as a fluid sensitive fin-FET arrangement; removing the buried oxide and the silicon wafer; forming a contact to the metallization layer and the fin-FET arrangement, wherein the contact comprises an interconnecting structure configured to interconnect the metallization layer and the fin-FET arrangement; forming a channel comprising an inlet and an outlet, wherein the channel is configured to allow a fluid comprising an analyte to contact the fin-FET a
    Type: Grant
    Filed: December 19, 2018
    Date of Patent: June 13, 2023
    Assignee: IMEC VZW
    Inventors: Aurelie Humbert, Simone Severi
  • Patent number: 11670504
    Abstract: A thin-film insulator comprises a first electrode over a substrate. A photo up-converting material is over the first electrode. A cured photo-imageable dielectric (PID) containing a high-k filler material is over the photo up-converting material, wherein the cured PID is less than 4 ?m in thickness, and a second electrode is over the cured PID.
    Type: Grant
    Filed: May 22, 2019
    Date of Patent: June 6, 2023
    Assignee: Intel Corporation
    Inventors: Jeremy D. Ecton, Brandon C. Marin, Andrew J. Brown, Dilan Seneviratne
  • Patent number: 11672151
    Abstract: Provided is a display panel. The display panel includes a base layer in which a display area where a plurality of pixels are disposed and a non-display area surrounding the display area are defined; a circuit element layer which is disposed on the base layer; an input sensing layer which is disposed on the circuit element layer; and one or more display signal pads and one or more sensing signal pads which are disposed on a sidewall of each of the base layer, the circuit element layer and the input sensing layer, wherein each of the display signal pads is electrically coupled to a display signal line disposed in the circuit element layer, and each of the sensing signal pads is electrically coupled to an input sensing line disposed in the input sensing layer.
    Type: Grant
    Filed: October 4, 2021
    Date of Patent: June 6, 2023
    Assignee: Samsung Display Co., Ltd.
    Inventor: Seung Ho Baek
  • Patent number: 11664415
    Abstract: An interconnect structure for use in coupling transistors in an integrated circuit is disclosed, including various configurations in which ferroelectric capacitors exhibiting negative capacitance are coupled in series with dielectric capacitors. In one embodiment, the negative capacitor includes a dielectric/ferroelectric bi-layer. When a negative capacitor is electrically coupled in series with a conventional dielectric capacitor, the series combination behaves like a stable ferroelectric capacitor for which the overall capacitance can be measured experimentally, and tuned to a desired value. The composite capacitance of a dielectric capacitor and a ferroelectric capacitor having negative capacitance coupled in series is, in theory, infinite, and in practice, very large. A series combination of positive and negative capacitors within a microelectronic interconnect structure can be used to make high capacity DRAM memory cells.
    Type: Grant
    Filed: July 12, 2021
    Date of Patent: May 30, 2023
    Assignee: STMICROELECTRONICS, INC.
    Inventor: John H. Zhang
  • Patent number: 11653521
    Abstract: An OLED display device and a method of fabricating the same are disclosed. The OLED display device includes a substrate including a display area provided with an organic light emitting element and a pad area provided with a plurality of pads, the pad area formed around the display area, an encapsulation layer formed on the substrate such that the encapsulation layer covers the organic light emitting element, and a dam formed between the display area and the pad area, the dam controlling flow of an organic film material constituting the encapsulation layer.
    Type: Grant
    Filed: June 6, 2016
    Date of Patent: May 16, 2023
    Assignee: LG Display Co., Ltd.
    Inventors: Sung-Jin Park, Soon-Kwang Hong, Do-Hyung Kim
  • Patent number: 11640940
    Abstract: An interconnection structure, along with methods of forming such, are described. The interconnection structure includes a first portion of a conductive layer, and the conductive layer includes one or more graphene layers. The first portion of the conductive layer includes a first interface portion and a second interface portion opposite the first interface portion, and each of the first and second interface portion includes a metal disposed between adjacent graphene layers. The structure further includes a second portion of the conductive layer disposed adjacent the first portion of the conductive layer, and the second portion of the conductive layer includes a third interface portion and a fourth interface portion opposite the third interface portion. Each of the third and fourth interface portion includes the metal disposed between adjacent graphene layers. The structure further includes a dielectric material disposed between the first and second portions of the conductive layer.
    Type: Grant
    Filed: May 7, 2021
    Date of Patent: May 2, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Shu-Wei Li, Yu-Chen Chan, Shin-Yi Yang, Ming-Han Lee, Shau-Lin Shue
  • Patent number: 11637103
    Abstract: A semiconductor device includes a PMOS region and a NMOS region on a substrate, a first fin-shaped structure on the PMOS region, a first single diffusion break (SDB) structure in the first fin-shaped structure, a first gate structure on the first SDB structure, and a second gate structure on the first fin-shaped structure. Preferably, the first gate structure and the second gate structure are of different materials and the first gate structure disposed directly on top of the first SDB structure is a polysilicon gate while the second gate structure disposed on the first fin-shaped structure is a metal gate in the PMOS region.
    Type: Grant
    Filed: October 4, 2021
    Date of Patent: April 25, 2023
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Yen-Wei Tung, Jen-Yu Wang, Cheng-Tung Huang, Yan-Jou Chen
  • Patent number: 11637172
    Abstract: A semiconductor device package includes a substrate, a first patterned conductive layer, a second patterned conductive layer, a dielectric layer, a third patterned conductive layer and a connector. The substrate has a top surface. The first patterned conductive layer is on the top surface of the substrate. The second patterned conductive layer contacts the first patterned conductive layer. The second patterned conductive layer includes a first portion, a second portion and a third portion. The second portion is connected between the first portion and the third portion. The dielectric layer is on the top surface of the substrate. The dielectric layer covers the first patterned conductive layer and surrounds the second portion and the third portion of the second patterned conductive layer. The first portion of the second patterned conductive layer is disposed on the dielectric layer.
    Type: Grant
    Filed: October 28, 2020
    Date of Patent: April 25, 2023
    Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.
    Inventors: Chien-Hua Chen, Teck-Chong Lee
  • Patent number: 11637078
    Abstract: A semiconductor package includes a first semiconductor device, a second semiconductor device vertically positioned above the first semiconductor device, and a ground shielded transmission path. The ground shielded transmission path couples the first semiconductor device to the second semiconductor device. The ground shielded transmission path includes a first signal path extending longitudinally between a first end and a second end. The first signal path includes a conductive material. A first insulating layer is disposed over the signal path longitudinally between the first end and the second end. The first insulating layer includes an electrically insulating material. A ground shielding layer is disposed over the insulating material longitudinally between the first end and the second end of the signal path. The ground shielding layer includes a conductive material coupled to ground.
    Type: Grant
    Filed: February 22, 2021
    Date of Patent: April 25, 2023
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Feng Wei Kuo, Wen-Shiang Liao, Chewn-Pu Jou, Huan-Neng Chen, Lan-Chou Cho, William Wu Shen
  • Patent number: 11631680
    Abstract: A process of smoothing a top surface of a bit line metal of a memory structure to decrease resistance of a bit line stack. The process includes depositing titanium layer of approximately 30 angstroms to 50 angstroms on polysilicon layer on a substrate, depositing first titanium nitride layer of approximately 15 angstroms to approximately 40 angstroms on titanium layer, annealing substrate at a temperature of approximately 700 degrees Celsius to approximately 850 degrees Celsius, depositing second titanium nitride layer of approximately 15 angstroms to approximately 40 angstroms on first titanium nitride layer after annealing, depositing a bit line metal layer of ruthenium on second titanium nitride layer, annealing bit line metal layer at temperature of approximately 550 degrees Celsius to approximately 650 degrees Celsius, and soaking bit line metal layer in hydrogen-based ambient for approximately 3 minutes to approximately 6 minutes during annealing.
    Type: Grant
    Filed: November 12, 2020
    Date of Patent: April 18, 2023
    Assignee: APPLIED MATERIALS, INC.
    Inventors: Priyadarshi Panda, In Seok Hwang
  • Patent number: 11605694
    Abstract: A display apparatus includes: a substrate; a plurality of unit display portions, each including a thin film transistor located on the substrate and including at least one inorganic layer, a display element electrically connected to the thin film transistor, and a planarization layer located between the thin film transistor and the display element; and an encapsulation layer sealing each of the plurality of unit display portions, the planarization layer including a recess that is concave in a depth direction from a side of the display element.
    Type: Grant
    Filed: April 2, 2020
    Date of Patent: March 14, 2023
    Assignee: Samsung Display Co., Ltd.
    Inventors: Hosik Shin, Junhyeong Park, Jaemin Shin
  • Patent number: 11587795
    Abstract: A planarization apparatus, including a chuck having a first surface and a second surface at two opposing sides thereof. The chuck includes a first zone extending along a periphery of the chuck, a second zone at an inner portion of the chuck, the second zone being surrounded by the first zone; and a flexure connecting the first zone with the second zone. The first zone includes a first member extending along the first surface from the flexure and a first ring land protruding from the first member adjacent to the flexure.
    Type: Grant
    Filed: September 28, 2020
    Date of Patent: February 21, 2023
    Assignee: Canon Kabushiki Kaisha
    Inventor: Xiaoming Lu
  • Patent number: 11581484
    Abstract: A semiconductor structure includes an Nth metal layer, a diffusion barrier layer over the Nth metal layer, a first deposition of bottom electrode material over the diffusion barrier layer, a second deposition of bottom electrode material over the first deposition of bottom electrode material, a magnetic tunneling junction (MTJ) layer over the second deposition of bottom electrode material, a top electrode over the MTJ layer; and an (N+1)th metal layer over the top electrode; wherein the diffusion barrier layer and the first deposition of bottom electrode material are laterally in contact with a dielectric layer, the first deposition of bottom electrode material spacing the diffusion barrier layer and the second deposition of bottom electrode material apart, and N is an integer greater than or equal to 1. An associated electrode structure and method are also disclosed.
    Type: Grant
    Filed: August 3, 2021
    Date of Patent: February 14, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
    Inventors: Chung-Yen Chou, Fu-Ting Sung, Yao-Wen Chang, Shih-Chang Liu
  • Patent number: 11574805
    Abstract: Materials and methods for modifying semiconducting substrate surfaces in order to dramatically change surface energy are provided. Preferred materials include perfluorocarbon molecules or polymers with various functional groups. The functional groups (carboxylic acids, hydroxyls, epoxies, aldehydes, and/or thiols) attach materials to the substrate surface by physical adsorption or chemical bonding, while the perfluorocarbon components contribute to low surface energy. Utilization of the disclosed materials and methods allows rapid transformation of surface properties from hydrophilic to hydrophobic (water contact angle 120° and PGMEA contact angle) 70°. Selective liquiphobic modifications of copper over Si/SiOx, TiOx over Si/SiOx, and SiN over SiOx are also demonstrated.
    Type: Grant
    Filed: May 1, 2020
    Date of Patent: February 7, 2023
    Assignee: Brewer Science, Inc.
    Inventors: Jinhua Dai, Joyce A. Lowes, Reuben Chacko