Patents Examined by Ernest Unelus
-
Patent number: 10417146Abstract: An embodiment of an apparatus includes a retry queue circuit, a transaction arbiter circuit, and a plurality of transaction buffers. The retry queue circuit may store one or more entries corresponding to one or more memory transactions. A position in the retry queue circuit of an entry of the one or more entries may correspond to a priority for processing a memory transaction corresponding to the entry. The transaction arbiter circuit may receive a real-time memory transaction from a particular transaction buffer. In response to a determination that the real-time memory transaction is unable to be processed, the transaction arbiter circuit may create an entry for the real-time memory transaction in the retry queue circuit. In response to a determination that a bulk memory transaction is scheduled for processing prior to the real-time memory transaction, the transaction arbiter circuit may upgrade the bulk memory transaction to use real-time memory resources.Type: GrantFiled: May 15, 2018Date of Patent: September 17, 2019Assignee: Apple Inc.Inventors: Sridhar Kotha, Neeraj Parik, Harshavardhan Kaushikkar, Srinivasa Rangan Sridharan, Xiaoming Wang
-
Patent number: 10417168Abstract: According to an embodiment, a system, a method, and/or a computer program product is provided to allow a choice of allocating resources of a processor host bridge (PHB) at initial setup of a computer system to a group of peripheral component interconnect express (PCI-E) slots via a PCI-E switch, or alternatively to allocate resources of the PHB directly to a single PCI-E slot. The system may include a PHB, a first switch connected to the PHB, where the first switch is a simple circuit, a second switch connected to the first switch, where the second switch is a simple circuit, a PCI-E switch connected to the first switch and connected to the second switch, and a first PCI-E slot connected to the second switch.Type: GrantFiled: March 14, 2018Date of Patent: September 17, 2019Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Ellen M. Bauman, Daniel Larson, Timothy J. Schimke
-
Patent number: 10409757Abstract: The hub is electrically connected to a first electronic device and a display outside the hub. The hub comprises a circuit board, a MCU, a front type-C transmission line, a first USB type-C output terminal, a first input controller, a first output controller, a first output multiplexer and a USB hub processor. The front type-C transmission line comprises a power transmission line, a first data transmission line set and a second data transmission line set. The first USB type-C output terminal is electrically connected between the power transmission line and the first type-C transmission line. The first input controller is disposed on the circuit board and electrically connected to the MCU and the first electronic device. The first output controller is disposed on the circuit board and electrically connected between the MCU and the first USB type-C output terminal. A connecting status of the first type-C transmission line and the first USB type-C output terminal is detected by the first output controller.Type: GrantFiled: November 21, 2017Date of Patent: September 10, 2019Inventor: Dong-Sheng Li
-
Patent number: 10409730Abstract: One embodiment of the present invention includes a microcontroller coupled to a memory management unit (MMU). The MMU is coupled to a page table included in a physical memory, and the microcontroller is configured to perform one or more virtual memory operations associated with the physical memory and the page table. In operation, the microcontroller receives a page fault generated by the MMU in response to an invalid memory access via a virtual memory address. To remedy such a page fault, the microcontroller performs actions to map the virtual memory address to an appropriate location in the physical memory. By contrast, in prior-art systems, a fault handler would typically remedy the page fault. Advantageously, because the microcontroller executes these tasks locally with respect to the MMU and the physical memory, latency associated with remedying page faults may be decreased. Consequently, overall system performance may be increased.Type: GrantFiled: August 27, 2013Date of Patent: September 10, 2019Assignee: NVIDIA CORPORATIONInventors: Cameron Buschardt, Jerome F. Duluk, Jr., John Mashey, Mark Hairgrove, James Leroy Deming, Brian Fahs
-
Patent number: 10409750Abstract: An aspect of obtaining optical signal health data in a SAN includes receiving, by a computer processor, a request for data corresponding to current operational characteristics of elements of a storage area network to which a host system computer has access. A further aspect includes instantiating, by the computer processor, a virtual host bus adapter interface on the host system computer, transmitting, via the virtual host bus adapter interface, the request to the elements in the portion of the storage area network, aggregating data received from each of the elements, and displaying the aggregated data via the computer processor.Type: GrantFiled: July 11, 2016Date of Patent: September 10, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ralph Friedrich, Raymond M. Higgs, George P. Kuch, Elizabeth A. Moore, Richard M. Sczepczenski
-
Patent number: 10409744Abstract: A processor in a peripheral device can include a wait-for-event mechanism, through which the processor can enter low-power mode and be woken from lower-power mode with an event. Using an event, rather than an interrupt, allows the processor to wake without the latency incurred by an interrupt handling routine. In various implementations, the processor may be configured to execute a sequence of instructions that include a wait-for-event instruction. The wait-for-event instruction can be called when the processor is idle. The wait-for-event instruction may initiate a low-power mode for the processor, wherein the processor suspends executing the sequence of instructions. The processor may further be configured to receive, at an event input, an event signal. The event signal may cause the processor to exit the low-power mode and to resume executing the sequence of instructions from the point at which the processor suspended executing the sequence of instructions.Type: GrantFiled: August 30, 2016Date of Patent: September 10, 2019Assignee: Amazon Technologies, Inc.Inventors: Saar Gross, Said Bshara, Adi Habusha, Nafea Bshara, Ronen Shitrit
-
Patent number: 10394732Abstract: An interface device for a data processing system is provided. The interface device comprises first interface circuitry to receive incoming data and second interface circuitry to transmit processed data to a data store for storage. The interface device is provided with processing circuitry to generate the processed data from the incoming data wherein the processing carried out reduces the data in size. The processing circuitry is also responsive to at least one characteristic of the incoming data or the processed data to transmit a notification signal to a data processing component of the data processing system.Type: GrantFiled: July 26, 2016Date of Patent: August 27, 2019Assignee: ARM LimitedInventors: Parameshwarappa Anand Kumar Savanth, James Edward Myers, David Walter Flynn, Rohan Gaddh, Rohit Grover
-
Patent number: 10387363Abstract: Disclosed herein is a multipurpose adapter card including a PCIe (Peripheral Component Interconnect express) switching module configured to set a function of the multipurpose adapter card; a first function setting module configured to transmit information on a register value to be referred to by the PCIe switching module to the PCIe switching module; and a second function setting module configured to transmit a function change signal corresponding to preconfigured information to the PCIe switching module, wherein the function of the multipurpose adapter card is extended connection between a host and an external device or connection between a plurality of hosts, wherein the information on the register value and the preconfigured information are information on the function of the multipurpose adapter card, wherein the PCIe switching module changes the function of the multipurpose adapter card based on the information on the register value or the function change signal.Type: GrantFiled: December 5, 2017Date of Patent: August 20, 2019Assignee: KOREA INSTITUTE OF SCIENCE & TECHNOLOGY INFORMATIONInventors: Kwangho Cha, Junglok Yu, Sangwan Kim, Sichul Kim, Sungho Kim
-
Patent number: 10372633Abstract: A peripheral device connected to a local electronic device which is connected to at least one communication network can communicate with a peripheral device attached to a remote electronic device as if the remote peripheral device was locally attached. Data designated for the remote peripheral device is received by a local virtual device object and transmitted to the remote electronic device via at least one of the electronic devices communication interfaces or peripheral devices. Data received by the remote electronic device's communication interface or peripheral device is written to the peripheral device at the remote electronic device by a virtual device object. For compensation of different transfer speeds or outages between the peripheral device and the communication interface or another peripheral device the virtual device provides the ability to utilize the virtual devices emulation driver that is attached to the virtual device object as an I/O buffer.Type: GrantFiled: October 30, 2018Date of Patent: August 6, 2019Assignee: OPEN INVENTION NETWORK LLCInventor: Martin Wieland
-
Patent number: 10372660Abstract: An extensible host controller (xHC) applied to a host includes universal serial bus (USB) module, a control circuit, an xHC interface circuit, a peripheral component interconnect express (PCIE) bus. The USB module includes a USB interface circuit and a predetermined interface circuit. The PCIE bus supports a USB mode and a predetermined data transmission mode. When a USB device is connected to the USB module, the control circuit issues first requests to the USB device to let the host utilize the USB mode and the USB interface circuit to communicate with the USB device; and when a USB host is connected to the USB module, the control circuit responds to second requests issued from the USB host to let the host utilize the predetermined data transmission mode and the predetermined interface circuit to communicate with the USB host.Type: GrantFiled: September 8, 2016Date of Patent: August 6, 2019Assignee: eEver Technology, Inc.Inventor: Chih-Hung Huang
-
Patent number: 10353832Abstract: A number of software routines comprising at least two software routines are created for an interface unit of a computer system having a first and a second interface processor for forwarding input data from a peripheral to a processor of the computer system on which software is programmed. A first subset of the software routines is assigned to a first category provided for task-synchronous data transfer, and a second subset of the software routines are assigned to a second category provided for continuous data transfer. The first interface processor is programmed with the first subset and the second interface processor with the second subset of software routines. During execution of the software, the first subset is cyclically executed by the first interface processor at a first cycle rate, and the second subset is cyclically executed by the second interface processor at a second cycle rate.Type: GrantFiled: June 1, 2018Date of Patent: July 16, 2019Assignee: dSPACE digital signal processing and control engineering GmbHInventors: Matthias Fromme, Jochen Sauer, Matthias Schmitz
-
Patent number: 10339083Abstract: In a removable system formed from a host device and a slave device detachable from the host device, when the slave device sequentially detects a signal of a first voltage level and a signal of a second voltage level from the connected host device, the signal of the first voltage level is transmitted by a second signal line. Subsequently, when the host device detects that the second signal line is at the first voltage level, the host device interrupts drive of a first signal line, and executes initialization.Type: GrantFiled: January 4, 2017Date of Patent: July 2, 2019Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Tadashi Ono, Tatsuya Adachi
-
Patent number: 10331596Abstract: The present disclosure relates to a USB type-C connector assembly including a connector and a secondary port. The connector assembly may be integrally attached a first device, such that the connector of the assembly may be used to affix the first device to the USB type-C port of a computing system such as a mobile phone. The secondary port of the assembly may be used to connect a second device to the USB type-C port of the computing system, thus enabling use of the first and second devices with the computing system through the single computing system USB type-C port.Type: GrantFiled: September 7, 2016Date of Patent: June 25, 2019Assignee: Futurewei Technologies, Inc.Inventor: Steven Loza
-
Patent number: 10330932Abstract: Systems and methods provide concurrent access to a single input resource. An audio stack of a computing device can receive multiple requests from applications to provide concurrent access to audio data received via an input resource, such as audio data received via an audio card coupled to a microphone. A request to access the resource is received from a first application. Based on the request, a cache memory is instantiated to model a memory buffer of the resource. A direct session between a component of the audio stack and the resource is established. As audio data is encoded, the audio stack component can receive the encoded audio data and write the audio data into the cache. A first session between the first application and the cache is generated, such that the first application interprets the cache as the audio input resource buffer memory.Type: GrantFiled: July 14, 2017Date of Patent: June 25, 2019Assignee: RealWear, IncorporatedInventor: Christopher Iain Parkinson
-
Patent number: 10324869Abstract: A storage device includes random access memories, nonvolatile memory devices, a controller configured to control the nonvolatile memory devices, and a driver circuit configured to receive a command and an address from an external device, output a buffer command according to the command and the address, and transmit the command and the address to one of a first channel connected to the random access devices and a second channel connected to the controller according to the command and the address. The storage device further includes a plurality of data buffers configured to communicate with the external device and electrically connect the external device to one of a third channel connected to the random access memory devices and a fourth channel connected to the controller in response to the buffer command. Each of the data buffers includes a FIFO (first-in first-out) circuit.Type: GrantFiled: September 9, 2016Date of Patent: June 18, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Ju Lee, Youngkwang Yoo, Youngjin Cho
-
Patent number: 10318470Abstract: A method for compressing is provided. The method includes compressing, via a processor, a portion of a first data packet to generate a second data packet having a compressed portion. The method includes transmitting the second data packet having the compressed portion via an interface to a co-processor. The processor and the co-processor are communicatively coupled via the interface. The method also includes unpacking, via the co-processor, the compressed portion of the second data packet to restore the first data packet.Type: GrantFiled: September 30, 2016Date of Patent: June 11, 2019Assignee: Altera CorporationInventors: Alexander Kugel, Dekel Shirizly
-
Patent number: 10303632Abstract: The present disclosure includes apparatuses and methods related to accessing status information. One example apparatus comprises a host and a memory device coupled to the host. The memory device includes a controller configured to provide, to a status arbiter, a status signal indicating whether a status register of the controller contains generated status information. Responsive to the status signal indicating that the status register contains the generated status information, the controller can also provide the status information from the controller to the status arbiter via a status intermediary.Type: GrantFiled: July 26, 2016Date of Patent: May 28, 2019Assignee: Micron Technology, Inc.Inventor: Debra M. Bell
-
Patent number: 10296335Abstract: An apparatus and method are described for efficiently processing and reassigning interrupts. For example, one embodiment of an apparatus comprises: a plurality of cores; and an interrupt controller to group interrupts into a plurality of interrupt domains, each interrupt domain to have a set of one or more interrupts assigned thereto and to map the interrupts in the set to one or more of the plurality of cores.Type: GrantFiled: September 22, 2015Date of Patent: May 21, 2019Assignee: INTEL CORPORATIONInventors: Yogesh Deshpande, Pandurang V Deshpande
-
Patent number: 10289588Abstract: An apparatus having a first interface of a first type supporting a plurality of data ports, a second interface of a second type supporting at least a portion of the plurality data ports, and a third interface of the second type. The apparatus also including a switching module coupled to a control port of the first interface and configured for selectably coupling the plurality of data ports to at least one of the second interface and the third interface based on a signal at the control port.Type: GrantFiled: June 30, 2016Date of Patent: May 14, 2019Assignee: Quanta Computer Inc.Inventors: Wei-Yi Chu, Chia-Feng Cheng, Kai Chang, Chih-Yu Chen
-
Patent number: 10248593Abstract: A technique for handling interrupts in a data processing system includes receiving, at an interrupt presentation controller (IPC), an event notification message (ENM) that specifies an event target number and a number of bits to ignore. In response to a slot being available in an interrupt request queue, the IPC enqueues the ENM in the slot. In response to the ENM being dequeued from the interrupt request queue, the IPC determines a group of virtual processor threads that may be potentially interrupted based on the event target number and the number of bits to ignore specified in the ENM. The event target number identifies a specific virtual processor thread and the number of bits to ignore identifies the number of lower-order bits to ignore with respect to the specific virtual processor thread when determining a group of virtual processor threads that may be potentially interrupted.Type: GrantFiled: June 4, 2017Date of Patent: April 2, 2019Assignee: International Business Machines CorporationInventors: Florian A. Auernhammer, Daniel Wind