Patents Examined by Guerrier Merant
-
Patent number: 11003533Abstract: A data processing method is disclosed, and the method includes: encoding a data chunk of a predetermined size, to generate an error-correcting data chunk corresponding to the data chunk, where the data chunk includes a data object, and the data object includes a key, a value, and metadata; and generating a data chunk index and a data object index, where the data chunk index is used to retrieve the data chunk and the error-correcting data chunk corresponding to the data chunk, the data object index is used to retrieve the data object in the data chunk, and each data object index is used to retrieve a unique data object.Type: GrantFiled: March 29, 2019Date of Patent: May 11, 2021Assignee: Huawei Technologies Co., Ltd.Inventors: Jiajin Zhang, Matt M. T. Yiu, Pak-Ching Lee
-
Patent number: 10999010Abstract: Technology for a transmitter operable to perform data transmissions using low density parity check (LDPC) codes is disclosed. The transmitter can determine soft buffer information (Nsoft) for a receiver. The transmitter can determine a soft buffer partition per HARQ process (NIR) for the UE. The transmitter can obtain, for a transport block, a number of code block segments (C). The transmitter can select a shift size value (z). The transmitter can determine an amount of soft buffer available for the code block segments (Ncb) based on NIR, C, and z. The transmitter can encode the code block segments based on an LDPC coding scheme to obtain encoded parity bits. The transmitter can select a subset of the encoded parity bits based on the determined amount of soft buffer associated with the code block segments.Type: GrantFiled: January 20, 2020Date of Patent: May 4, 2021Assignee: APPLE INC.Inventors: Ajit Nimbalker, Tao Xu
-
Patent number: 10990324Abstract: Example storage systems, storage nodes, and methods provide storage node processing of predefined data functions, such as map-reduce functions. Storage nodes storing a plurality of symbols for a data unit are configured to select a predefined function using a data type of the data unit. Each storage node identifies subunits of the data unit from the symbols and processes the subunits using the predefined function to generate function results. A final result is returned based on the function results from each storage node.Type: GrantFiled: June 25, 2019Date of Patent: April 27, 2021Assignee: Western Digital Technologies, Inc.Inventors: Stijn Devriendt, Thomas Demoor, Ewan Higgs
-
Patent number: 10989758Abstract: A measurement system of a device under test (DUT) includes a reference clock synthesizer configured to generate a master reference clock signal, a transmitter unit connected to the reference clock synthesizer and configured to connect to the DUT, and a measurement control system connected to the transmitter unit and configured to control the transmitter unit to generate a test signal pattern based on a first reference clock signal derived from the master reference clock signal, and generate a signal for passing through the DUT based on the test signal pattern. A receiver unit connected to the reference clock synthesizer is configured to connect to the DUT and to detect the signal and generate a digital signal based on the signal and a second reference clock signal derived from the master reference clock signal. The measurement control system is configured to provide an output signal based on the digital signal.Type: GrantFiled: September 19, 2019Date of Patent: April 27, 2021Assignee: AEM SINGAPORE PTE. LTD.Inventors: Harshang Nileshkumar Pandya, Xing Zhu, Arvindbhai Chimanbhai Patel, Minglei Cui
-
Patent number: 10992415Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to perform a low-density parity check (LDPC) encoding on input bits using a parity check matrix to generate an LDPC codeword comprising information word bits and parity bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.Type: GrantFiled: June 17, 2019Date of Patent: April 27, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hong-sil Jeong, Kyung-joong Kim, Se-ho Myung, Daniel Ansorregui Lobete, Belkacem Mouhouche
-
Patent number: 10976365Abstract: The present disclosure describes using the JTAG Tap's TMS and/or TCK terminals as general purpose serial Input/Output (I/O) Manchester coded communication terminals. The Tap's TMS and/or TCK terminal can be used as a serial I/O communication channel between; (1) an IC and an external controller, (2) between a first and second IC, or (3) between a first and second core circuit within an IC. The use of the TMS and/or TCK terminal as serial I/O channels, as described, does not effect the standardized operation of the JTAG Tap, since the TMS and/or TCK I/O operations occur while the Tap is placed in a non-active steady state.Type: GrantFiled: December 11, 2019Date of Patent: April 13, 2021Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 10979077Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.Type: GrantFiled: August 27, 2019Date of Patent: April 13, 2021Assignee: Seagate Technology LLCInventors: Nicholas Odin Lien, Jay Allen Sheldon, Ryan James Goss, Ara Patapoutian
-
Patent number: 10979174Abstract: A transmitter is provided. The transmitter includes: a Low Density Parity Check (LDPC) encoder configured to encode input bits to generate an LDPC codeword including the input bits and parity bits to be transmitted in a current frame; a parity permutator configured to perform by group-wise interleaving a plurality of bit groups configuring the parity bits based on a group-wise interleaving pattern comprising a first pattern and a second pattern; a puncturer configured to puncture some of the parity-permutated parity bits; and an additional parity generator configured to select at least some of the punctured parity bits to generate additional parity bits to be transmitted in a previous frame of the current frame, based on the first pattern and the second pattern.Type: GrantFiled: July 3, 2019Date of Patent: April 13, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hong-sil Jeong, Kyung-Joong Kim, Se-ho Myung
-
Patent number: 10970169Abstract: A distributed control system for a vehicle includes a configuration controller and at least three nodes communicatively coupled to the configuration controller. Each of the at least three nodes includes a memory device for storing local data and portions of shared data of the distributed control system. Further, portions of the shared data are dissimilarly copied across the at least three nodes using dissimilar methods. More specifically, the dissimilar methods include at least one of striping the shared data amongst the at least three nodes, storing parity information of the shared data amongst at least one of the at least three nodes, storing unique identification or signatory information of the shared data amongst at least one of the at least three nodes, storing subsets of the shared data amongst the at least three nodes, and/or storing exact copies of the shared data amongst at least one of the at least three nodes so as to increase redundancy of the shared data.Type: GrantFiled: June 27, 2019Date of Patent: April 6, 2021Assignee: General Electric CompanyInventors: Douglas Scott Jacobs, Charles William Dowdell
-
Patent number: 10971203Abstract: Methods, systems, and devices related to wear leveling for random access and ferroelectric memory are described. Non-volatile memory devices, e.g., ferroelectric random access memory (FeRAM) may utilize wear leveling to extend life time of the memory devices by avoiding reliability issues due to a limited cycling capability. A wear-leveling pool, or number of cells used for a wear-leveling application, may be expanded by softening or avoiding restrictions on a source page and a destination page within a same section of memory array. In addition, error correction code may be applied when moving data from the source page to the destination page to avoid duplicating errors present in the source page.Type: GrantFiled: July 8, 2019Date of Patent: April 6, 2021Assignee: Micron Technology, Inc.Inventors: Richard E. Fackenthal, Daniele Vimercati, Duane R. Mills
-
Patent number: 10970162Abstract: A method of feedback in a wireless transmit receive unit includes providing a precoding matrix index (PMI), error checking the (PMI) to produce an error check (EC) bit, coding the PMI and the EC bit and transmitting the coded PMI and EC bit.Type: GrantFiled: April 19, 2019Date of Patent: April 6, 2021Assignee: InterDigital Technology CorporationInventor: Kyle Jung-Lin Pan
-
Patent number: 10970167Abstract: A method includes: retrieving a first word comprising a plurality of data bits and a plurality of parity bits that correspond to the first word, wherein the plurality of data bits form N?1 groups and the plurality of parity bits form a first group different from the N?1 groups, and N is a positive integer greater than 2; receiving a request to update respective data bits of a first one of the N?1 groups; and providing a second word comprising updated data bits that form a second one of the N?1 groups and a plurality of updated parity bits that correspond to the second word, wherein the plurality of updated parity bits form a second group that has a same group index as the first one of the N?1 groups.Type: GrantFiled: January 15, 2020Date of Patent: April 6, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Yin Liu, Yu-Der Chih, Hsueh-Chih Yang, Jonathan Tehan Chen, Kuan-Chun Chen
-
Patent number: 10972128Abstract: The present technology relates to a data processing device and a data processing method so that an LDPC code with a good bit error rate is provided. An LDPC encoder encodes by an LDPC code whose code length is 16200 bits and code rate is 8/15. The LDPC code includes information bits and parity bits. A parity check matrix H includes an information matrix part corresponding to the information bits of the LDPC code and a parity matrix part corresponding to the parity bits. The information matrix part of the parity check matrix H is represented by a parity check matrix initial value table that indicates a position of an element 1 of the information matrix part for each 360 columns. The present technology is applicable to a case in which LDPC encoding and LDPC decoding are performed.Type: GrantFiled: April 29, 2019Date of Patent: April 6, 2021Assignee: SATURN LICENSING LLCInventors: Yuji Shinohara, Makiko Yamamoto
-
Patent number: 10965927Abstract: An association with a system timing at the time of transmission is secured without changing a display timing in text information of a subtitle, and a reception side displays the subtitle at an appropriate timing. A packet in which a document of the text information of the subtitle having display timing information is included in a payload is generated and transmitted in synchronization with a sample period. A header of the packet includes a time stamp on a first time axis indicating a start time of the corresponding sample period. The payload of the packet further includes reference time information of a second time axis regarding the display timing associated with the start time of the corresponding sample period.Type: GrantFiled: December 19, 2017Date of Patent: March 30, 2021Assignee: Saturn Licensing LLCInventor: Ikuo Tsukagoshi
-
Patent number: 10965397Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding based on a parity check matrix; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.Type: GrantFiled: June 4, 2019Date of Patent: March 30, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Se-ho Myung, Hong-sil Jeong, Kyung-joong Kim
-
Patent number: 10956267Abstract: Error-transparent quantum gates may be implemented with one or two logical qubits, each having a plurality of coupled physical qubits. Error-transparent quantum gates implement Hamiltonians that commute with the Hamiltonian for single errors in the logical qubits, and thus can operate successfully even in the presence of single errors. As a result, error-transparent quantum gates may operate with higher fidelity than their error-opaque counterparts. Each of the logical qubits may be, for example, a very small logical qubit (VSLQ) formed from a cluster of transmons or other superconducting qubits.Type: GrantFiled: March 28, 2019Date of Patent: March 23, 2021Assignee: THE ADMINISTRATORS OF THE TULANE EDUCATIONAL FUNDInventor: Eliot Kapit
-
Patent number: 10956064Abstract: Method and apparatus for managing data in a non-volatile memory (NVM) of a storage device, such as a solid-state drive (SSD). A circuit measures programming and reading temperatures for a set of memory cells in the NVM. Error rates are determined for each of the reading operations carried out upon the data stored in the memory cells. A code rate for the NVM is adjusted to maintain a selected error rate for the memory cells. The code rate is adjusted in relation to a cross-temperature differential (CTD) value exceeding a selected threshold. The code rate can include an inner code rate as a ratio of user data bits to the total number of user data bits and error correction code (ECC) bits in each code word written to the NVM, and/or an outer code rate as a strength or size of a parity value used to protect multiple code words.Type: GrantFiled: June 28, 2019Date of Patent: March 23, 2021Assignee: Seagate Technology LLCInventors: Darshana H. Mehta, Kurt Walter Getreuer, Antoine Khoueir, Christopher Joseph Curl
-
Patent number: 10951362Abstract: The disclosed subject matter is directed towards scheduling and Hybrid Automatic Repeat Request (HARQ) operations by which nodes in a three party communication system can communicate. To schedule a data transmission from a transmitter node to receiver node(s), a local manager/scheduler node sends common downlink control information to the transmitter and receiver nodes. Via a scheduling request, the transmitting node can request the scheduling of the data transmission by the local manager node. The technology facilitates unicast and broadcast/multicast data transmissions; for a unicast data transmission, the scheduling request identifies the receiving node. The transmitting node can explicitly acknowledge reception of the downlink control information to the local manager node, or the local manager node can detect the data transmission, when it occurs, as an implicit acknowledgment that the common downlink control information was successfully received.Type: GrantFiled: March 27, 2019Date of Patent: March 16, 2021Assignee: AT&T INTELLECTUAL PROPERTY I, L.P.Inventors: Ralf Bendlin, Xiaoyi Wang, Andrew Thornburg, Thomas Novlan
-
Patent number: 10949295Abstract: A method and a circuit for implementing dynamic single event upset (SEU) detection and correction, and a design structure on which the subject circuit resides are provided. The circuit implements detection, correction and scrubbing of unwanted state changes due to SEUs, noise or other event in semiconductor circuits. The circuit includes a plurality of L1 L2 latches connected in a chain, each L1 L2 latch includes an L1 latch and an L2 latch with the L2 latch having a connected output monitored for a flip. A single L2 detect circuit exclusive OR (XOR) is connected to each L2 latch. An L2 detect circuit XOR tree includes an input connected to a true output of a respective L2 latch in the chain. An L2 clock (LCK) trigger circuit is connected to an output of the L2 detect circuit XOR tree and is shared across each of the plurality of L1 L2 latches for correcting bit flip errors.Type: GrantFiled: December 13, 2018Date of Patent: March 16, 2021Assignee: International Business Machines CorporationInventors: William V. Huott, Adam J. McPadden, Anuwat Saetow, David D. Cadigan
-
Patent number: 10951241Abstract: A transmitting device for generating a digital television broadcast signal incudes circuitry configured to receive data to be transmitted in a digital television broadcast signal and perform LDPC (low density parity check) encoding on input bits of the received data according to a parity check matrix initial value table of an LDPC code having a code length of 16200 bits and a code rate of 10/15 to generate an LDPC code word. The LDPC code enables error correction processing to correct errors generated in a transmission path of the digital television broadcast signal. The LDPC code word includes information bits and parity bits, the parity bits being processed by the receiving device to recover information bits corrupted by transmission path errors.Type: GrantFiled: March 13, 2019Date of Patent: March 16, 2021Assignee: Saturn Licensing LLCInventors: Yuji Shinohara, Makiko Yamamoto