Patents Examined by Guerrier Merant
-
Patent number: 11487618Abstract: A storage client needs to store to-be-written data into a distributed storage system, and storage nodes corresponding to a first data unit assigned for the to-be-written data by a management server are only some nodes in a storage node group. When receiving a status of the first data unit returned by the management server, the storage client may determine quantities of data blocks and parity blocks needing to be generated during EC coding on the to-be-written data. The storage client stores the generated data blocks and parity blocks into some storage nodes designated by the management server in a partition where the first data unit is located. Accordingly, dynamic adjustment of an EC redundancy ratio is implemented, and the management server may exclude some nodes in the partition from a storage range of the to-be-written data based on a requirement, thereby reducing a data storage IO amount.Type: GrantFiled: January 20, 2021Date of Patent: November 1, 2022Assignee: HUAWEI CLOUD COMPUTING TECHNOLOGIES CO., LTD.Inventors: Xiaowei Liu, Huatao Wu, Lihui Yin
-
Patent number: 11487627Abstract: A storage device having improved data recovery performance includes a memory device including a first storage region and a second storage region, and a memory controller that controls the memory device. Before performing a write operation in the first storage region, the memory controller may backup data previously stored in the first storage region, based on a fail probability of the write operation to be performed in the first storage region. If the write operation fails, the previously-stored data may be recovered from where it was backed up.Type: GrantFiled: May 22, 2020Date of Patent: November 1, 2022Assignee: SK hynix Inc.Inventors: Young Kyun Shin, Keun Hyung Kim
-
Patent number: 11483014Abstract: A controller of a memory system performs a soft decoding without additional reads. The controller applies each of read voltages to cells to obtain a corresponding cell count and corresponding data, stores the obtained data, and processes the stored data. The controller determines a set of parameters, based on (i) the read voltages, (ii) cell counts corresponding to the read voltages and (iii) a non-negative regularization parameter. The controller estimates an optimal read voltage based on the set of parameters, generates log-likelihood ratio (LLR) values using the processed data and the optimal read voltage and performs soft decoding using the LLR values.Type: GrantFiled: December 22, 2020Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventor: Kyungjin Kim
-
Patent number: 11481353Abstract: A method includes encoding an input data stream to generate an encoded input data pattern, transmitting the encoded input data pattern to a programmed automata processor, and searching the encoded input data pattern via the programmed automata processor to identify an identifiable data pattern within the encoded input data pattern as a data pattern search.Type: GrantFiled: December 30, 2020Date of Patent: October 25, 2022Assignee: Micron Technology, Inc.Inventor: Yao Fu
-
Patent number: 11482295Abstract: A Magnetoresistive Random Access Memory (MRAM) device is tested using a high repetition test that detects one or more low-likelihood failures, such as a failure to properly switch between a high or low resistive state. A series of write and read operations are performed for a large number of test cycles at high frequency. A first tier measurement is used to determine if a switching failure occurred, e.g. by comparing the read signal to target level(s) after each operation. When a switching failure event is detected, a second tier measurement is used to measure and store switching performance parameters, for example, the value of the read signal, while the MRAM device is in a failure state. The high frequency testing may be paused during the second tier measurements. Additional performance parameters may be measured during the second tier measurements.Type: GrantFiled: September 25, 2020Date of Patent: October 25, 2022Assignee: Infinitum Solutions, Inc.Inventors: Wade Ogle, Henry Patland
-
Patent number: 11470296Abstract: An association with a system timing at the time of transmission is secured without changing a display timing in text information of a subtitle, and a reception side displays the subtitle at an appropriate timing. A packet in which a document of the text information of the subtitle having display timing information is included in a payload is generated and transmitted in synchronization with a sample period. A header of the packet includes a time stamp on a first time axis indicating a start time of the corresponding sample period. The payload of the packet further includes reference time information of a second time axis regarding the display timing associated with the start time of the corresponding sample period.Type: GrantFiled: March 1, 2021Date of Patent: October 11, 2022Assignee: Saturn Licensing LLCInventor: Ikuo Tsukagoshi
-
Patent number: 11468965Abstract: Methods, systems, and devices for programming anti-fuses are described. An apparatus may include a repair array including elements for replacing faulty elements in a memory array and may further include an array of anti-fuses for indicating which, if any, elements of the memory array are being replaced by elements within the repair array. The array of anti-fuses may indicate an address of an element of the memory array being replaced by an element within the repair array. The array of anti-fuses may indicate an enablement or disablement of the element within the repair array indicating whether the element within the repair array is enabled to replace the element of the memory array. The array of anti-fuses may include anti-fuses with lower reliability and anti-fuses with higher reliability. An anti-fuse associated with the enabling of the element within the repair array may include an anti-fuse having the higher reliability.Type: GrantFiled: October 11, 2019Date of Patent: October 11, 2022Assignee: Micron Technology, Inc.Inventors: Seth A. Eichmeyer, Patrick Mullarkey
-
Patent number: 11468964Abstract: A repair method of a memory includes dividing a plurality of general bits into a plurality of first groups and dividing a plurality of redundancy bits into a plurality of second groups. When one of the plurality of first groups has a defective bit, one of the plurality of second groups is selected to replace the first group which has the defective bit. Because the repair method uses a group as a repair unit, a repair circuit is simpler and smaller and a processing speed of the repair circuit is faster.Type: GrantFiled: June 2, 2020Date of Patent: October 11, 2022Assignee: NS POLES TECHNOLOGY CORP.Inventor: Chin-Hsi Lin
-
Patent number: 11463107Abstract: A decoding method includes inputting coded data, and decoding the coded data to obtain decoded data. The coded data are generated by using an encoding process at an encoding apparatus, and the encoding process includes: (i) repeatedly-selecting and collecting first packets included in the decoded data to generate at least one second packet; (ii) dividing at least one third packet included in the decoded data into fourth packets; and (iii) allocating fifth packets included in the decoded data to respective sixth packets without collecting the first packets or dividing the at least one third packet, and performing an error correcting encoding on the at least one second packet, the fourth packets, and the sixth packets in accordance with a coding rate selected from a plurality of coding rates to generate parity data.Type: GrantFiled: April 29, 2020Date of Patent: October 4, 2022Assignee: Panasonic Intellectual Property Corporation of AmericaInventor: Yutaka Murakami
-
Patent number: 11451342Abstract: The disclosed subject matter is directed towards scheduling and Hybrid Automatic Repeat Request (HARQ) operations by which nodes in a three party communication system can communicate. To schedule a data transmission from a transmitter node to receiver node(s), a local manager/scheduler node sends common downlink control information to the transmitter and receiver nodes. Via a scheduling request, the transmitting node can request the scheduling of the data transmission by the local manager node. The technology facilitates unicast and broadcast/multicast data transmissions; for a unicast data transmission, the scheduling request identifies the receiving node. The transmitting node can explicitly acknowledge reception of the downlink control information to the local manager node, or the local manager node can detect the data transmission, when it occurs, as an implicit acknowledgment that the common downlink control information was successfully received.Type: GrantFiled: February 3, 2021Date of Patent: September 20, 2022Assignee: AT&T INTELLECTUAL PROPERTY I, L.P.Inventors: Ralf Bendlin, Xiaoyi Wang, Andrew Thornburg, Thomas Novlan
-
Patent number: 11443821Abstract: The present disclosure relates to an apparatus comprising a non-volatile memory architecture configured to be coupled to a System-on-Chip (SoC) device. The non-volatile memory device coupled to the SoC having a structurally independent structure linked to the SoC includes a plurality of sub arrays forming a matrix of memory cells with associated decoding and sensing circuitry, sense amplifiers coupled to a corresponding sub array, a data buffer comprising a plurality of JTAG cells coupled to outputs of the sense amplifiers; and a scan-chain connecting together the JTAG cells of the data buffer.Type: GrantFiled: May 31, 2019Date of Patent: September 13, 2022Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Alberto Troia
-
Patent number: 11437117Abstract: A memory device comprises a memory array; a word line driver circuit including a charge pump circuit configured to generate a program voltage target to be applied to a word line to program a memory cell of the memory array, and a control loop to activate the charge pump circuit using a control signal according to a comparison of a pump circuit output voltage to the program voltage target; a sensor circuit that compares a duty cycle of the control signal to a specified duty cycle after the charge pump circuit output reaches the program voltage target, and provides an indication of current generated by the charge pump circuit according to the duty cycle; and logic circuitry that generates a fault indication when the current generated by the charge pump circuit is greater than a specified threshold current.Type: GrantFiled: May 29, 2020Date of Patent: September 6, 2022Assignee: Micron Technology, Inc.Inventors: Xiaojiang Guo, Jung Sheng Hoei, Michele Piccardi, Manan Tripathi
-
Patent number: 11438882Abstract: A method for uplink (UL) wireless backhaul communication at a wireless backhaul remote unit in a radio access network comprising receiving a configuration for radio frames and a transmission schedule through a downlink (DL) physical layer broadcast channel, wherein the transmission schedule comprises a transmission allocation for the remote unit, generating a UL data frame, wherein generating the UL data frame comprises performing forward error correction (FEC) encoding on a data bit stream to generate a plurality of FEC codewords, wherein performing the FEC encoding comprises performing Reed Solomon (RS) encoding on the data bit stream to generate a plurality of RS codewords, performing byte interleaving on the RS codewords, and performing Turbo encoding on the byte interleaved RS codewords to generate one or more Turbo codewords, wherein each Turbo codeword is encoded from more than one RS codeword, and transmitting the UL data frame according to the transmission allocation.Type: GrantFiled: May 11, 2020Date of Patent: September 6, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: June Chul Roh, Pierre Bertrand, Srinath Hosur, Vijay Pothukuchi, Mohamed Farouk Mansour
-
Patent number: 11438096Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding based on a parity check matrix; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.Type: GrantFiled: February 5, 2021Date of Patent: September 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Se-ho Myung, Hong-sil Jeong, Kyung-joong Kim
-
Patent number: 11430537Abstract: A memory-testing circuit configured to perform a test of a memory comprising error-correcting code circuitry comprises repair circuitry configured to allocate a spare row or row block in the memory for a defective row or row block in the memory, a defective row or row block being a row or row block in which a memory word has a number of error bits greater than a preset number, wherein the test of the memory comprises: disabling the error-correcting code circuitry, performing a pre-repair operation, the pre-repair operation comprising: determining whether the memory has one or more defective rows or row blocks, and allocating one or more spare rows or row blocks for the one or more defective rows or row blocks if the one or more spare rows or row blocks are available, and performing a post-repair operation on the repaired memory.Type: GrantFiled: December 9, 2020Date of Patent: August 30, 2022Assignee: Siemens Industry Software Inc.Inventor: Benoit Nadeau-Dostie
-
Patent number: 11422885Abstract: Apparatuses and methods for performing an error correction code (ECC) operation are provided. One example method can include performing a first error code correction (ECC) operation on a portion of data, performing a second ECC operation on the portion of data in response to the first ECC operation failing, and performing a third ECC operation on the portion of data in response to the second ECC operation failing.Type: GrantFiled: December 4, 2020Date of Patent: August 23, 2022Assignee: Micron Technology, Inc.Inventors: Mustafa N. Kaynak, Patrick R. Khayat, Sivagnanam Parthasarathy
-
Patent number: 11422185Abstract: A system-on-chip (SoC) includes multiple critical components and a testing system to test the critical components. The critical components include an intellectual property (IP) core and an associated logic circuit. The testing system includes a controller, a fault injector, and a masking circuit. The controller is configured to receive a test initiation request and generate first and second select instructions. The fault injector is configured to generate and inject a set of fault inputs in the logic circuit based on the first select instruction to test the associated logic circuit and the IP core. The IP core is configured to generate a set of responses that is associated with the testing of the logic circuit and the associated IP core. The masking circuit is configured to mask and output the set of responses when the second select instruction indicates a first value and a second value, respectively.Type: GrantFiled: June 30, 2020Date of Patent: August 23, 2022Assignee: NXP USA, Inc.Inventors: Neha Srivastava, Garima Sharda
-
Patent number: 11422893Abstract: A plurality of failure domains are communicatively coupled to each other via a network, and each of the plurality of failure domains is coupled to one or more storage devices. A failure resilient stripe is distributed across the plurality of storage devices, such that two or more blocks of the failure resilient stripe are located in each failure domain.Type: GrantFiled: February 11, 2021Date of Patent: August 23, 2022Inventors: Maor Ben Dayan, Omri Palmon, Liran Zvibel, Kanael Arditti
-
Patent number: 11418213Abstract: Systems and methods are provided for reducing error in data compression and decompression when data is transmitted over low bandwidth communication links, such as satellite links. Embodiments of the present disclosure provide systems and methods for variable block size compression for gridded data, efficiently storing null values in gridded data, and eliminating growth of error in compressed time series data.Type: GrantFiled: September 30, 2020Date of Patent: August 16, 2022Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventor: John T. Sample
-
Patent number: 11415628Abstract: An automated test equipment for testing one or more devices under test comprising a plurality of port processing units, comprising at least a respective buffer memory, and a respective high-speed-input-output, HSIO, interface for connecting with at least one of the devices under test. The port processing units are configured to receive data, store the received data in the respective buffer memory, and provide the data stored in the respective buffer memory to one or more of the connected devices under test via the respective HSIO interface for testing the one or more connected devices under test. A method and computer program for automated testing of one or more devices under test are also described.Type: GrantFiled: November 10, 2020Date of Patent: August 16, 2022Assignee: Advantest CorporationInventors: Olaf Pöppe, Klaus-Dieter Hilliges, Alan Krech