Patents Examined by Michele Fan
-
Patent number: 11501999Abstract: A method for forming a gate structure includes forming a trench within an interlayer dielectric layer (ILD) that is disposed on a semiconductor substrate, the trench exposing a top surface of the semiconductor substrate, forming an interfacial layer at a bottom of the trench, forming a dielectric layer within the trench, forming a work function metal layer on the dielectric layer, forming an in-situ nitride layer on the work function metal layer in the trench, performing a first cobalt deposition process to form a cobalt layer within the trench, performing a second cobalt deposition process to increase a thickness of the cobalt layer within the trench, and performing an electrochemical plating (ECP) process to fill the trench with cobalt.Type: GrantFiled: July 30, 2019Date of Patent: November 15, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chung-Liang Cheng, Ziwei Fang
-
Patent number: 11502220Abstract: Semiconductor structures involving multiple quantum wells provide increased efficiency of UV and visible light emitting diodes (LEDs) and other emitter devices, particularly at high driving current. LEDs made with the new designs have reduced efficiency droop under high current injection and increased overall external quantum efficiency. The active region of the devices includes separation layers configured between the well layers, the one or more separation regions being configured to have a first mode to act as one or more barrier regions separating a plurality of carriers in a quantum confined mode in each of the quantum wells being provided on each side of the one or more separation layers and a second mode to cause spreading of the plurality of carriers across each of the quantum wells to increase an overlap integral of all of the plurality of carriers. The devices and methods of the invention provide improved efficiency for solid state lighting, including high efficiency ultraviolet LEDs.Type: GrantFiled: February 4, 2020Date of Patent: November 15, 2022Assignee: Trustees of Boston UniversityInventors: Yitao Liao, Theodore D. Moustakas
-
Patent number: 11488901Abstract: A package structure and a method for manufacturing a package structure are provided. The package structure includes a substrate, at least one redistribution structure, at least one electronic component and at least one semiconductor die. The substrate has a first surface and a second surface opposite to the first surface. The at least one redistribution structure is disposed on the first surface of the substrate. The at least one electronic component is disposed on the first surface of the substrate. The at least one semiconductor die is disposed on the at least one redistribution structure and electrically connected to the at least one electronic component through the substrate.Type: GrantFiled: April 29, 2020Date of Patent: November 1, 2022Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Wen Hung Huang
-
Patent number: 11476197Abstract: The present invention provides a semiconductor device for reducing parasitic inductance. The semiconductor device of the present invention includes: a semiconductor chip, including a front surface and a hack surface, and including a source pad, a drain pad and a gate pad on the front surface; a die pad, disposed under the semiconductor chip and bonded to the hack surface of the semiconductor chip; a source lead, electrically connected to the die pad; a drain lead and a gate lead, disposed on a periphery of the die pad; and a sealing resin, sealing the semiconductor chip, the die pad and each of the leads. At least one via for external connection is formed in the semiconductor chip to connect to the source pad, and the via for external connection is disposed on a circumferential portion of the semiconductor chip in perspective view.Type: GrantFiled: June 8, 2020Date of Patent: October 18, 2022Assignee: ROHM CO., LTD.Inventors: Hirotaka Otake, Kentaro Chikamatsu
-
Patent number: 11469153Abstract: An electronic component includes a substrate comprising a die attach region and a perimeter region on a front side of the substrate; and at least one thermal indicator disposed within the perimeter region for monitoring the cumulative heat exposure of the substrate. The thermal indicator signals when the predetermined thermal budget limit that correlates with the decline in the condition of the OSP layer or the degradation of the adhesion of the die attach films is reached.Type: GrantFiled: November 3, 2019Date of Patent: October 11, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Peng Chen, Houde Zhou, Chao Gu
-
Patent number: 11462528Abstract: Disclosed are fusion memory devices and methods of fabricating the same. The fusion memory device comprises a first memory device including a first substrate having active and inactive surfaces opposite to each other and a first memory cell circuit on the active surface of the first substrate, a non-memory device including a second substrate having active and inactive surfaces opposite to each other and a non-memory circuit on the active surface of the second substrate, the non-memory device being provided on the first memory device, and a second memory device on the inactive surface of the second substrate and including a second memory cell circuit different from the first memory cell circuit. The non-memory device lies between the first and second memory cell circuits and controls an electrical operation of each of the first and second memory cell circuits.Type: GrantFiled: July 2, 2019Date of Patent: October 4, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyunmog Park, Daehyun Kim, Jinmin Kim, Hei Seung Kim, Hyunsik Park, Sangkil Lee
-
Patent number: 11444174Abstract: A semiconductor device includes a first fin and a second fin in a first direction and aligned in the first direction over a substrate, an isolation insulating layer disposed around lower portions of the first and second fins, a first gate electrode extending in a second direction crossing the first direction and a spacer dummy gate layer, and a source/drain epitaxial layer in a source/drain space in the first fin. The source/drain epitaxial layer is adjacent to the first gate electrode and the spacer dummy gate layer with gate sidewall spacers disposed therebetween, and the spacer dummy gate layer includes one selected from the group consisting of silicon nitride, silicon oxynitride, silicon carbon nitride, and silicon carbon oxynitride.Type: GrantFiled: September 5, 2019Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kai-Tai Chang, Tung Ying Lee, Wei-Sheng Yun, Tzu-Chung Wang, Chia-Cheng Ho, Ming-Shiang Lin, Tzu-Chiang Chen
-
Patent number: 11437236Abstract: Methods and systems for crystallizing a thin film provide a laser beam spot that is continually advanced across the thin film to create a sustained complete or partial molten zone that is translated across the thin film, and crystallizes to form uniform, small-grained crystalline structures or grains.Type: GrantFiled: January 9, 2017Date of Patent: September 6, 2022Assignee: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THF CITY OF NEW YORKInventors: James S. Im, Wenkai Pan
-
Patent number: 11437410Abstract: A display apparatus includes a plurality of inorganic light emitting diodes (LEDs) configured to form a single pixel, a plurality of signal electrodes configured to supply a data signal to the plurality of inorganic LEDs, and a common electrode configured to provide a ground to the plurality of inorganic LEDs.Type: GrantFiled: August 20, 2019Date of Patent: September 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang Joon Lee, Kyung Woon Jang, Chang Kyu Chung, Young Jun Moon
-
Patent number: 11437293Abstract: A semiconductor package is disclosed. The disclosed semiconductor package includes a substrate having bonding pads at an upper surface thereof, a lower semiconductor chip, at least one upper semiconductor chip disposed on the lower semiconductor chip, and a dam structure having a closed loop shape surrounding the lower semiconductor chip. The dam structure includes narrow and wide dams disposed between the lower semiconductor chip and the bonding pads. The wide dam has a greater inner width than the narrow dam. The semiconductor packages further includes an underfill disposed inside the dam structure and being filled between the substrate and the lower semiconductor chip.Type: GrantFiled: July 14, 2020Date of Patent: September 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dongho Kim, Jongbo Shim, Hwanpil Park, Jangwoo Lee
-
Patent number: 11437290Abstract: An electronic component built-in wiring board includes a substrate having a cavity, an electronic component accommodated in the cavity of the substrate and having pads on a surface of the component, a coating insulating layer formed on the substrate such that the insulating layer is covering the component and has via holes, via conductors formed in the via holes such that the via conductors are penetrating through the insulating layer, and a resin coating formed between the component and the insulating layer and having through holes such that the through holes are partially exposing the pads in the via holes and that the coating has adhesion to the component that is stronger than adhesion of the insulating layer to the component. The via conductors are formed in the via holes and the through holes such that the via conductors are connected to the pads on the surface of the component.Type: GrantFiled: May 8, 2020Date of Patent: September 6, 2022Assignee: IBIDEN CO., LTD.Inventors: Yusuke Tanaka, Tomohiro Futatsugi, Yuichi Nakamura, Yoshiki Matsui, Keinosuke Ino, Tomohiro Fuwa, Seiji Izawa
-
Patent number: 11430773Abstract: In one or more embodiments of the present disclosure, a stretchable display device includes a base substrate having thereon a display area and a non-display area, a plurality of first substrates which is disposed on the display area and has a modulus larger than a modulus of the base substrate, at least one transistor formed on each of the plurality of first substrates, a planarization layer which covers the at least one transistor; at least one light emitting diode which is electrically connected to the at least one transistor and is formed on the planarization layer, and a plurality of adhesive patterns which is attached to each of the at least one light emitting diode, in which the planarization layer includes at least one first sink pattern formed at a side portion of the at least one light emitting diode. The stretchable display device according to the embodiments thereby suppresses the degradation of an extension rate of the stretchable display device.Type: GrantFiled: September 24, 2020Date of Patent: August 30, 2022Assignee: LG Display Co., Ltd.Inventors: Hyunju Jung, Eunah Kim
-
Patent number: 11404678Abstract: The present disclosure provides a display panel, a mask, a method for manufacturing a display panel, and a display device. The display panel has a hollow region and a display region surrounding the hollow region. The display panel includes a plurality of light-emitting devices arranged in the display region. The plurality of light-emitting devices includes a common layer, and no common layer is formed in the hollow region. The common layer includes at least one first common portion and at least one second common portion that are disposed in a same layer. The common layer further includes at least one uneven layer disposed between the at least one first common portion and the at least one second common portion.Type: GrantFiled: January 17, 2019Date of Patent: August 2, 2022Assignees: WUHAN TIANMA MICROELECTRONICS CO., LTD., WUHAN TIANMA MICROELECTRONICS CO., LTD. SHANGHAI BRANCHInventors: Yu Xin, Lijing Han, Yuan Li
-
Patent number: 11393733Abstract: A semiconductor device includes: a base plate having a first surface and having a first contact area in the first surface; a metal plate having a second surface, disposed such that the second surface faces the first surface, and having a second contact area in the second surface; a bonding material disposed between the first surface and the second surface and in contact with the first contact area and the second contact area to bond the metal plate and the base plate; an insulating plate disposed on the metal plate; a circuit member disposed on the insulating plate; a semiconductor element mounted to the circuit member; and a sealing material that covers the metal plate, the bonding material, the insulating plate, the circuit member, and the semiconductor element to seal a space above the base plate, wherein outside the second contact area, the second surface has a non-contact area that is not in contact with the bonding material, wherein on the base plate, a groove portion facing the non-contact area and surType: GrantFiled: January 15, 2019Date of Patent: July 19, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Tatsushi Kaneda, Yoshisumi Kawabata, So Tanaka, Hirotaka Oomori
-
Patent number: 11373867Abstract: An integrated circuit includes a gate structure over a substrate. The integrated circuit includes a first silicon-containing material structure in a recess. The first silicon-containing material structure includes a first layer below a top surface of the substrate and in direct contact with the substrate. The first silicon-containing material structure includes a second layer over the first layer, wherein an entirety of the second layer is above the top surface of the substrate, a first region of the second layer closer to the gate structure is thinner than a second region of the second layer farther from the gate structure. The first silicon-containing material structure includes a third layer between the first layer and the second layer, wherein at least a portion of the third layer is below the top surface of the substrate.Type: GrantFiled: July 20, 2020Date of Patent: June 28, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Hsien Huang, Yi-Fang Pai, Chien-Chang Su
-
Patent number: 11374112Abstract: A method for depositing a Group IV semiconductor is disclosed. The method may include, providing a substrate within a reaction chamber and heating the substrate to a deposition temperature. The methods may further include, exposing the substrate to at least one Group IV precursor and exposing the substrate to at least one Group IIIA metalorganic dopant precursor. The methods may further include depositing a Group IV semiconductor on a surface of the substrate. Semiconductor device structures including a Group IV semiconductor deposited by the methods of the disclosure are also provided.Type: GrantFiled: June 5, 2018Date of Patent: June 28, 2022Assignee: ASM IP Holding B.V.Inventors: Joe Margetis, John Tolle
-
Patent number: 11367850Abstract: An electroluminescent display device includes a substrate including a first sub pixel, a second sub pixel, and a third sub pixel, a first electrode in each of the first to third sub pixels on the substrate, an emission layer on the first electrode, and a second electrode on the emission layer, wherein the first sub pixel is provided with a first emission area including a first sub emission area and a second sub emission area, and the first sub emission area is configured to emit mixed light of first colored light and second colored light, wherein the second colored light is different from the first colored light, and the second sub emission area is configured to emit the second colored light.Type: GrantFiled: December 5, 2019Date of Patent: June 21, 2022Assignee: LG Display Co., Ltd.Inventors: Pureum Kim, Wooram Youn, YoungMi Kim
-
Patent number: 11367783Abstract: In a method of manufacturing a semiconductor device, a fin structure is formed over a substrate. The fin structure is sculpted to have a plurality of non-etched portions and a plurality of etched portions having a narrower width than the plurality of non-etched portions. The sculpted fin structure is oxidized so that a plurality of nanowires are formed in the plurality of non-etched portions, respectively, and the plurality of etched portions are oxidized to form oxides. The plurality of nanowires are released by removing the oxides.Type: GrantFiled: August 17, 2018Date of Patent: June 21, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Ling-Yen Yeh
-
Patent number: 11355424Abstract: A package includes a package body with a package top side, package footprint side and package sidewalls extending from the package footprint side to the package top side; power semiconductor chips electrically connected in parallel and each having first and second load terminals and being configured to block a blocking voltage and conduct a chip load current between the load terminals; a lead frame structure configured to electrically and mechanically couple the package to a carrier with the package footprint side facing the carrier, the lead frame structure including first outside terminals extending out of the package body for interfacing with the carrier. Each first load terminal is electrically connected, at least by one package body internal connection member, to at least two of the first outside terminals. A horizontally extending conduction layer at the package top side or footprint side is electrically connected with each second load terminal.Type: GrantFiled: September 4, 2020Date of Patent: June 7, 2022Assignee: Infineon Technologies AGInventors: Ralf Otremba, Teck Sim Lee, Lee Shuang Wang, Mohd Hasrul Zulkifli
-
Patent number: 11355442Abstract: An interconnect structure is provided. The interconnect structure includes first conducting lines and second conducting lines. The first conducting lines are formed of a first metallic material and include at least one individual first conducting line in contact with a first corresponding substrate conducting line. The second conducting lines are formed of a second metallic material and include at least one individual second conducting line between neighboring first conducting lines and in contact with a second corresponding substrate conducting line. The at least one individual second conducting line is separated from each of the neighboring first conducting lines by controlled distances.Type: GrantFiled: May 10, 2019Date of Patent: June 7, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ashim Dutta, Ekmini Anuja De Silva