Patents Examined by Nicole Barreca
-
Patent number: 6998224Abstract: An optical element, such as a waveguide, is formed by utilizing a plasma deposited precursor optical material wherein the plasma deposition is a two-component reaction comprising a silicon donor, which is non-carbon containing and non-oxygenated, and an organic precursor, which is non-silicon containing and non-oxygenated. The plasma deposition produces a precursor optical material that can be selectively photo-oxidized by exposure to electromagnetic energy in the presence of oxygen to produce photo-oxidized regions that have a selectively lower index of refraction than that of the non-photo-oxidized regions whereby transmission of a light signal through selected non-photo-oxidized and photo-oxidized regions can be controlled. Subsequent photo-oxidation or variable photo-oxidation can be used to produce various discrete regions with different indexes of refraction for fabrication, optimization or repair of photonic structures.Type: GrantFiled: July 26, 2004Date of Patent: February 14, 2006Inventor: Ronald M. Kubacki
-
Patent number: 6998225Abstract: A method of producing a compound semiconductor device using a lift-off process. The lift-off process includes forming a resist mask having an electrode opening on an active layer of a compound semiconductor that is on a substrate of a compound semiconductor; forming a metal layer on the resist mask and the active layer in the electrode opening; and dissolving the resist mask and removing the metal layer on the resist mask, leaving the metal layer on the active layer in the electrode opening as an electrode. The resist mask is removed sufficiently by using a resist remover consisting essentially of at least one compound selected from an amine-including compound and nitrogen-including cyclic compounds so that the residual resist mask need not be removed by ashing.Type: GrantFiled: April 9, 2003Date of Patent: February 14, 2006Assignees: Mitsubishi Denki Kabushiki Kaisha, EKC Technology Kabushiki KaishaInventors: Akiyoshi Kudo, Hiroshi Kobayashi, Takanori Matsumoto
-
Patent number: 6998206Abstract: One principal embodiment of the disclosure pertains to a method of optically fabricating a photomask using a direct write continuous wave laser, comprising a series of steps including: applying an organic antireflection coating over a surface of a photomask which includes a chrome-containing layer; applying a chemically-amplified DUV photoresist over the organic antireflection coating; post apply baking the DUV photoresist over a specific temperature range; exposing a surface of the DUV photoresist to the direct write continuous wave laser; and, post exposure baking the imaged DUV photoresist over a specific temperature range. The direct write continuous wave laser preferably operates at a wavelength of 244 nm or 257 nm. In an alternative embodiment, the organic antireflection coating may be applied over an inorganic antireflection coating which overlies the chrome containing layer.Type: GrantFiled: January 15, 2004Date of Patent: February 14, 2006Assignee: Applied Materials, Inc.Inventors: Scott Fuller, Melvin W. Montgomery, Jeffrey A. Albelo, Alex Buxbaum
-
Patent number: 6994950Abstract: MEMs devices are integrally fabricated with included micro or nanoparticles by providing a mixture of a sacrificial material and a multiplicity of particles, disposing the mixture onto a substrate, fabricating a MEMs structure on the substrate including at least part of the mixture, so that at least some of the mixture is enclosed in the MEMs structure, removing the sacrificial material, and leaving at least some of the multiplicity of particles substantially free and enclosed in the MEMs structure. The step of fabricating a MEMs structure is quite general and is contemplated as including one or a multiplicity of additional steps for creating some type of structure in which the particles, which may be microbeads or nanobeads, are included. A wide variety of useful applications for MEMs integrated with micro or nanoparticles are available.Type: GrantFiled: March 18, 2003Date of Patent: February 7, 2006Assignee: California Institute of TechnologyInventors: Yu-Chong Tai, Qing He
-
Patent number: 6989230Abstract: In a process of producing low k inter-layer dielectric film in an interconnect structure on a semiconductor body, the improvement of preventing resist poisoning effects, comprising: a) providing an interconnect structure comprising a substrate and metal line on a semiconductor body; b) depositing an antireflective (ARC) coating layer over the substrate and metal line; c) depositing a Si-containing resist coating on the ARC layer; d) affecting photolithography to provide a contact hole in the Si-containing resist coating; e) affecting silylation to obtain a Si-rich film by increasing Si content in the resist coating; f) subjecting the Si-rich film to oxidation to convert it to a low k oxide porous dielectric film; and g) affecting an ARC opening by removing the ARC coating in the contact hole.Type: GrantFiled: March 29, 2002Date of Patent: January 24, 2006Assignee: Infineon Technologies AGInventor: Zhijian Lu
-
Patent number: 6986983Abstract: A reflection-type light diffuser is fabricated on a glass substrate, which has a pixel matrix array disposed thereon. The pixel matrix array includes a plurality of adjacent pixel regions, and each of the pixel regions has a pair of side edges that are parallel and opposite. A photoresist pattern is formed on the glass substrate, and the photoresist pattern includes a plurality of wave-shaped straight protrusions formed on the side edges of each of the pixel regions and a plurality of bump structures formed on each of the pixel regions. A reflective metal layer is formed on the photoresist pattern.Type: GrantFiled: February 21, 2003Date of Patent: January 17, 2006Assignee: Chi Mei Optoelectronics CorporationInventors: Chung-Kuang Wei, Cheng-Jen Chu, Chia-Liang Lin
-
Patent number: 6982141Abstract: A GaAs substrate 200 is rotated, a photosensitive silicone resist 260 is applied on a surface of the GaAs substrate 200 on which an aperture of a hole 310 to be a via hole, and an inside of the hole 310 to be the via hole is filled in with the photosensitive silicone resist 260. Next, the GaAs substrate 200 is further rotated, changing the number of revolutions (rpm), and the photosensitive silicone resist 260 on the GaAs substrate is flattened. Next, a reverse side of the GaAs substrate is grinded, the hole 310 to be the via hole penetrates the GaAs substrate 200 from the surface to the reverse side and the via hole 220 is formed. Next, a reverse side electrode 240 is formed on the reverse side of the GaAs substrate 200. Next, the GaAs sustrate 200 is divided chip by chip and chips are laid on a substrate for assembly 270 via an adhesive metal 280.Type: GrantFiled: September 10, 2004Date of Patent: January 3, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masanobu Nogome, Akiyoshi Tamura, Keiichi Murayama, Kazutsune Miyanaga, Yoshitaka Kuroishi
-
Patent number: 6977126Abstract: A pellicle for protecting a reticle, on which a circuit pattern is formed for manufacturing a semiconductor device, from an attachment of a foreign matter, comprising: a pellicle film having a predetermined thickness, through which a light transmits to the reticle; and a pellicle frame, on which a periphery of the pellicle film contacts, including: a body part having a frame shape, the height of which is substantially constant all over the body part; and an upper protruding part formed on an upper end of the body part that protrudes upward from the upper end of the body part for directly contacting with a surface of the pellicle film, the height of the upper protruding part being constant all over the upper protruding part.Type: GrantFiled: December 17, 2001Date of Patent: December 20, 2005Assignee: Shin-Etsu Chemical Co., Ltd.Inventor: Toru Shirasaki
-
Patent number: 6936405Abstract: An improved method for applying organic antireflective coatings to substrate surfaces and the resulting precursor structures are provided. Broadly, the methods comprise chemical vapor depositing (CVD) an antireflective compound on the substrate surface. In one embodiment, the compound is highly strained (e.g., having a strain energy of at least about 10 kcal/mol) and comprises two cyclic moieties joined to one another via a linkage group. The most preferred monomers are [2.2](1,4)-naphthalenophane and [2.2](9,10)-anthracenophane. The CVD processes comprise heating the antireflective compound so as to vaporize it, and then pyrolizing the vaporized compound to form stable diradicals which are subsequently polymerized on a substrate surface in a deposition chamber. The inventive methods are useful for providing highly conformal antireflective coatings on large substrate surfaces having super submicron (0.25 ?m or smaller) features.Type: GrantFiled: December 21, 2000Date of Patent: August 30, 2005Assignee: Brewer Science Inc.Inventors: Ram W. Sabnis, Douglas J. Guerrero, Terry Brewer, Mary J. Spencer
-
Patent number: 6919168Abstract: A method of etching a noble metal electrode layer disposed on a substrate to produce a semiconductor device including a plurality of electrodes separated by a distance equal to or less than about 0.35 ?m and having a noble metal profile equal to or greater than about 80°. The method comprises heating the substrate to a temperature greater than about 150° C., and etching the noble metal electrode layer by employing a high density inductively coupled plasma of an etchant gas comprising a gas selected from the group consisting of nitrogen, oxygen, a halogen (e.g., chlorine), argon, and a gas selected from the group consisting of BCl3, HBr, and SiCl4 mixtures thereof. Masking methods and etching sequences for patterning high density RAM capacitors are also provided.Type: GrantFiled: January 24, 2002Date of Patent: July 19, 2005Assignee: Applied Materials, Inc.Inventors: Jeng H. Hwang, Steve S. Y. Mak, True-Lon Lin, Chentsau Ying, John W. Schaller
-
Patent number: 6900000Abstract: An improved method for applying organic antireflective coatings to substrate surfaces and the resulting precursor structures are provided. Broadly, the methods comprise chemical vapor depositing (CVD) an antireflective compound on the substrate surface. In one embodiment, the compound is highly strained (e.g., having a strain energy of at least about 10 kcal/mol) and comprises two cyclic moieties joined to one another via a linkage group. The most preferred monomers are [2.2](1,4)-naphthalenophane and [2.2](9,10)-anthracenophane. The CVD processes comprise heating the antireflective compound so as to vaporize it, and then pyrolizing the vaporized compound to form stable diradicals which are subsequently polymerized on a substrate surface in a deposition chamber. The inventive methods are useful for providing highly conformal antireflective coatings on large substrate surfaces having super submicron (0.25 ?m or smaller) features.Type: GrantFiled: June 28, 2002Date of Patent: May 31, 2005Assignee: Brewer Science Inc.Inventors: Ram W. Sabnis, Douglas J. Guerrero, Terry Brewer, Mary J. Spencer
-
Patent number: 6900002Abstract: An amorphous carbon layer of an antireflective bi-layer hardmask is processed to increase its density prior to patterning of an underlying polysilicon layer using the bi-layer hardmask. The increased density of the layer increases its resistance to polysilicon etch chemistry, thus reducing the likelihood of patterning inaccuracies resulting from amorphous carbon depletion during polysilicon etch, and enabling the patterning of thicker polysilicon layers than can be reliably patterned without densification. The increased density also reduces stresses, thus reducing the likelihood of delamination. Densification may be performed by UV or e-beam irradiation after formation of an overlying protective layer. Densification may also be performed by annealing the amorphous carbon layer in situ prior to formation of the overlying protective layer. In the latter case, annealing reduces the amount of outgassing that occurs during formation of the protective layer, thus reducing the formation of pin holes.Type: GrantFiled: November 19, 2002Date of Patent: May 31, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Marina V. Plat, Marilyn I. Wright, Lu You, Scott A. Bell
-
Patent number: 6893779Abstract: A phase shifting mask (PSM) for manufacturing a semiconductor device and a method of fabricating the same includes a transparent substrate, a main pattern formed on the transparent substrate and comprising a first phase shifting layer having a first optical transmittance greater than 0, and at least one assistant pattern formed on the transparent substrate proximal to the main pattern for phase-shifting by the same degree as the main pattern and having a second optical transmittance, which is less than the first optical transmittance.Type: GrantFiled: November 5, 2001Date of Patent: May 17, 2005Assignee: Samsung Electronics, Co., Ltd.Inventors: In-sung Kim, Jung-hyeon Lee, Sung-gon Jung
-
Patent number: 6869747Abstract: An improved method for applying organic antireflective coatings to substrate surfaces and the resulting precursor structures are provided. Broadly, the methods comprise chemical vapor depositing (CVD) an antireflective compound on the substrate surface. In one embodiment, the compound is highly strained (e.g., having a strain energy of at least about 10 kcal/mol) and comprises two cyclic moieties joined to one another via a linkage group. The most preferred monomers are [2.2](1,4)-naphthalenophane and [2.2](9,10)-anthracenophane. The CVD processes comprise heating the antireflective compound so as to vaporize it, and then pyrolizing the vaporized compound to form stable diradicals which are subsequently polymerized on a substrate surface in a deposition chamber. The inventive methods are useful for providing highly conformal antireflective coatings on large substrate surfaces having super submicron (0.25 ?m or smaller) features.Type: GrantFiled: June 28, 2002Date of Patent: March 22, 2005Assignee: Brewer Science Inc.Inventors: Ram W. Sabnis, Douglas J. Guerrero, Terry Brewer, Mary J. Spencer
-
Patent number: 6869752Abstract: The present invention aims to provide a method of manufacturing a semiconductor device having an SOI structure, which is capable of setting an etching process so as to cause contact etching to widely have a process margin even in a semiconductor elemental device using an extra-thin SOI layer. The present method is a method of manufacturing a fully depleted-SOI device. A cobalt layer is formed on an SOI layer. Cobalt is transformed into a cobalt silicide layer by heat treatment. An interlayer insulating film is formed on the cobalt silicide layer, and a contact hole is defined in the interlayer insulating film by dry etching. As an etching gas used in such a dry etching step, a CHF3/CO gas is used. An etching condition is set through the use of a dry etching rate held substantially constant by use of the etching gas. Described specifically, etching time is suitable set.Type: GrantFiled: November 6, 2002Date of Patent: March 22, 2005Assignee: Oki Electric Industry Co., Ltd.Inventors: Akira Takahashi, Kousuke Hara, Motoki Kobayashi, Jun Kanamori
-
Patent number: 6864041Abstract: A method of fabricating an electronic chip on a wafer in which a first mask at a predetermined lower resolution is developed on the wafer and then etched under a first set of conditions for a predetermined period to achieve a mask that is below the resolution limit of current lithography. The etched mask is then used as a hard mask for etching material on a lower layer.Type: GrantFiled: May 2, 2001Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventors: Jeffrey J. Brown, Sadanand Vinayak Deshpande, David V. Horak, Maheswaran Surendra, Len Y. Tsou, Qingyun Yang, Chienfan Yu, Ying Zhang
-
Patent number: 6861205Abstract: A method of forming complex three-dimensional microstructures wherein an external stimulus is applied to a first layer of a photosensitive material, thereby creating voids in the first layer, and any material present in those voids is removed. A sacrificial material is then provided within at least a portion of the voids. This sacrificial layer fills the voids, either in whole or in part, and enables a second layer of photosensitive material to be stacked upon the first, while still preserving the pattern formed in the first layer. Once the sacrificial layer has been applied, a second layer of photosensitive material may then be stacked onto the first. Successive layers of photosensitive material and sacrificial material may be added until a final, complex three-dimensional structure is created. The sacrificial material may then be removed with a solvent such as carbon dioxide.Type: GrantFiled: February 6, 2002Date of Patent: March 1, 2005Assignee: Battelle Memorial InstituteInventors: Lawrence E. Bowman, Glen C. Dunham
-
Patent number: 6855483Abstract: A negative pattern is formed to be transparent in the far ultraviolet region including the wavelength 193 nm of an ArF excimer laser and, despite its chemical structure having high dry etching, does not swell and has excellent resolution. An acid-catalyzed reaction is utilized wherein a ?-hydroxy or ?-hydroxy carboxylic acid structure is partially or entirely converted to a ?-lactone or ?-lactone structure. The negative pattern is developed with an aqueous alkali solution without swelling.Type: GrantFiled: October 4, 2002Date of Patent: February 15, 2005Assignee: Hitachi, Ltd.Inventors: Takashi Hattori, Yuko Tsuchiya, Hiroshi Shiraishi
-
Patent number: 6855466Abstract: The present invention provides new light absorbing compositions suitable for use as antireflective coating compositions (“ARCs”), including for deep UV applications. The antireflective compositions of the invention are particularly useful where a planarizing coating layer is required. ARCs of the invention contain a low molecular weight resin, a plasticizer compound and/or a low Tg resin. The invention also includes methods for applying forming planarizing ARC coating layers.Type: GrantFiled: September 15, 2001Date of Patent: February 15, 2005Assignee: Shipley Company, L.L.C.Inventors: Edward K. Pavelchek, Timothy G. Adams, Manuel doCanto, Suzanne Coley, George G. Barclay
-
Patent number: 6849389Abstract: Disclosed is an in-situ process that prevents pattern collapse from occurring after they have been etched in S02-containing plasmas. The developed process involving treating the etched wafer to another plasma comprising of a chemically reducing gas such as H2. This treatment chemically reduces the hygroscopic sulfites/sulfates left on the surface after the main etch step. The lower sulfite/sulfate concentration on the wafer translates into considerably less moisture pick up and prevents high aspect ratio feature collapse.Type: GrantFiled: July 12, 2001Date of Patent: February 1, 2005Assignee: International Business Machines CorporationInventor: Arpan P. Mahorowala