Patents Examined by Patricia D Reddington
-
Patent number: 10748967Abstract: Embodiments of forming an image sensor with organic photodiodes are provided. Trenches are formed in the organic photodiodes to increase the PN junction interfacial area, which improves the quantum efficiency (QE) of the photodiodes. The organic P-type material is applied in liquid form to fill the trenches. A mixture of P-type materials with different work function values and thickness can be used to meet the desired work function value for the photodiodes.Type: GrantFiled: June 25, 2018Date of Patent: August 18, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Wei Liang, Chia-Shiung Tsai, Cheng-Yuan Tsai, Hsing-Lien Lin
-
Patent number: 10748857Abstract: A semiconductor device assembly that includes a substrate having a first side and a second side, the first side having at least one dummy pad and at least one electrical pad. The semiconductor device assembly includes a first semiconductor device having a first side and a second side and at least one electrical pillar extending from the second side. The electrical pillar is connected to the electrical pad via solder to form an electrical interconnect. The semiconductor device assembly includes at least one dummy pillar extending from the second side of the first semiconductor device and a liquid positioned between an end of the dummy pillar and the dummy pad. The surface tension of the liquid pulls the dummy pillar towards the dummy pad. The surface tension may reduce or minimize a warpage of the semiconductor device assembly and/or align the dummy pillar and the dummy pad.Type: GrantFiled: September 11, 2018Date of Patent: August 18, 2020Assignee: MICRON TECHNOLOGY, INC.Inventors: Bret K. Street, Wei Zhou, Christopher J. Gambee, Jonathan S. Hacker, Shijian Luo
-
Patent number: 10749039Abstract: A high-performance TFT substrate (100) for a flat panel display includes a substrate (110), a first conductive layer (130) on the substrate (110), a semiconductor layer (103) positioned on the first conductive layer (130), and a second conductive layer (150) positioned on the semiconductor layer (103). The first conductive layer (130) defines a gate electrode (101). The second conductive layer (150) defines a source electrode (105) and a drain electrode (106) spaced apart from the source electrode (105). The second conductive layer (150) includes a first layer (151) on the semiconductor layer (103) and a second layer (152) positioned on the first layer (151). The first layer (151) can be made of metal oxide. The second layer (152) can be made of aluminum or aluminum alloy.Type: GrantFiled: December 6, 2016Date of Patent: August 18, 2020Assignees: HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Yi-Chun Kao, Po-Li Shih, Wei-Chih Chang, I-Wei Wu
-
Patent number: 10727311Abstract: A method for forming a power semiconductor device is provided. The method includes: providing a semiconductor wafer grown by a Czochralski process and having a first side; forming an n-type substrate doping layer in the semiconductor wafer at the first side, the substrate doping layer having a doping concentration of at least 1017/cm3; and forming an epitaxy layer on the first side of the semiconductor wafer after forming the n-type substrate doping layer.Type: GrantFiled: July 31, 2018Date of Patent: July 28, 2020Assignee: Infineon Technologies AGInventors: Gerhard Schmidt, Johannes Konrad Baumgartl, Matthias Kuenle, Erwin Lercher, Daniel Schloegl
-
Patent number: 10726748Abstract: A display device includes: a display panel which is flexible, and including a pair of flat portions held in a flat state, and a bending portion provided between the pair of the flat portions and held to be bendable; a first support supporting one of the pair of the flat portions in a flat state; a second support supporting the other of the pair of the flat portions in a flat state; and a joint joining the first support and the second support together. The joint is flexible and provided not to interfere with the bending portion.Type: GrantFiled: July 14, 2017Date of Patent: July 28, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Takashi Ochi, Mamoru Ishida, Tohru Sonoda, Tohru Senoo, Takeshi Hirase
-
Patent number: 10714604Abstract: Disclosed herein are quantum dot devices, as well as related computing devices and methods. For example, in some embodiments, a quantum dot device may include: a base; a fin extending away from the base, wherein the fin includes a quantum well layer; a first dielectric material around a bottom portion of the fin; and a second dielectric material around a top portion of the fin, wherein the second dielectric material is different from the first dielectric material.Type: GrantFiled: June 25, 2018Date of Patent: July 14, 2020Assignee: Intel CorporationInventors: Hubert C. George, David J. Michalak, Ravi Pillarisetty, Lester Lampert, James S. Clarke, Zachary R. Yoscovits, Nicole K. Thomas, Roman Caudillo, Kanwaljit Singh, Jeanette M. Roberts
-
Patent number: 10714639Abstract: An on-chip mode converter-based silicon-germanium photoelectric detection apparatus comprises an insulating substrate, an optical coupler, an on-chip mode converter and a multi-mode silicon-germanium photoelectric detector. The optical coupler, the converter and the photoelectric detector are sequentially connected and all fixed on silicon wafers of the insulating substrate. An incident fundamental mode optical signal is transmitted to the optical coupler through a single-mode fiber, enters the converter via the optical coupled. The converter converts the fundamental mode optical signal into a multi-mode optical field and enters the photoelectric detector, which converts the multi-mode optical field into an electrical signal. Heavily germanium-doped region are located in areas with relatively weak distributed light intensity of the multi-mode optical field.Type: GrantFiled: December 7, 2016Date of Patent: July 14, 2020Assignee: WUHAN RESEARCH INSTITUTE OF POSTS AND TELECOMMUNICATIONSInventors: Lei Wang, Xi Xiao, Daigao Chen, Miaofeng Li, Ying Qiu
-
Patent number: 10707127Abstract: A method of forming a transistor device is provided. The method includes forming a plurality of gate structures including a gate spacer and a gate electrode on a substrate, wherein the plurality of gate structures are separated from each other by a source/drain contact. The method further includes reducing the height of the gate electrodes to form gate troughs, and forming a gate liner on the gate electrodes and gate spacers. The method further includes forming a gate cap on the gate liner, and reducing the height of the source/drain contacts between the gate structures to form a source/drain trough. The method further includes forming a source/drain liner on the source/drain contacts and gate spacers, wherein the source/drain liner is selectively etchable relative to the gate liner, and forming a source/drain cap on the source/drain liner.Type: GrantFiled: November 6, 2018Date of Patent: July 7, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Juntao Li, Zhenxing Bi, Dexin Kong
-
Patent number: 10700018Abstract: Implementations of methods of forming a plurality of reinforced die may include forming a plurality of die on a substrate and patterning a metal gang frame to form a plurality of metal plates. The plurality of metal plates may correspond to the plurality of die. The method may include coupling the metal gang frame over the plurality of die and singulating the plurality of die. Each die of the plurality of die may include the corresponding metal plate from the plurality of metal plates coupled over the plurality of die.Type: GrantFiled: November 6, 2018Date of Patent: June 30, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Erik Nino Tolentino, Chee Hiong Chew, Yusheng Lin, Swee Har Khor
-
Patent number: 10700007Abstract: An embodiment includes a metal interconnect structure, comprising: a dielectric layer disposed on a substrate; an opening in the dielectric layer, wherein the opening has sidewalls and exposes a conductive region of at least one of the substrate and an interconnect line; an adhesive layer, comprising manganese, disposed over the conductive region and on the sidewalls; and a fill material, comprising cobalt, within the opening and on a surface of the adhesion layer. Other embodiments are described herein.Type: GrantFiled: March 19, 2018Date of Patent: June 30, 2020Assignee: Intel CorporationInventors: Christopher J. Jezewski, Tejaswi K. Indukuri, Ramanan V. Chebiam, Colin T. Carver
-
Patent number: 10692776Abstract: A semiconductor device includes etching fins into a bulk substrate in an active region, the bulk substrate including an intermediate layer formed over a base layer and a first semiconductor layer formed over the intermediate layer such that the fins extend through the first semiconductor layer into the intermediate layer to form tapered bottom portions of the fins within the intermediate layer and vertical fin sidewalls of a semiconductor portions of the fins within the first semiconductor layer. A second semiconductor layer is formed around the tapered bottom portions below the semiconductor portions of the fins such that the second semiconductor layer covers the tapered bottom portions to form a top surface proximal to the semiconductor portions of the fins that is substantially parallel to a bottom surface of the top surface of the base layer. A gate structure is formed around the fins.Type: GrantFiled: November 6, 2018Date of Patent: June 23, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Eric R. Miller, Marc Bergendahl, Kangguo Cheng, Yann Mignot
-
Patent number: 10680065Abstract: Device structures for a field-effect transistor and methods of forming a device structure for a field-effect transistor. A channel region is arranged laterally between a first source/drain region and a second source/drain region. The channel region includes a first semiconductor layer and a second semiconductor layer arranged over the first semiconductor layer. A gate structure is arranged over the second semiconductor layer of the channel region The first semiconductor layer is composed of a first semiconductor material having a first carrier mobility. The second semiconductor layer is composed of a second semiconductor material having a second carrier mobility that is greater than the first carrier mobility of the first semiconductor layer.Type: GrantFiled: August 1, 2018Date of Patent: June 9, 2020Inventors: George R. Mulfinger, Timothy J. McArdle, Jody Fronheiser, El Mehdi Bazizi, Yi Qi
-
Patent number: 10679992Abstract: An integrated semiconductor device includes a substrate, a first vertical transistor, and a second vertical transistor. The substrate has a first substrate region and a second substrate region. The first vertical transistor is disposed on the substrate in the first substrate region. The first vertical transistor is n-type field-effect vertical transistor (n-VFET) with a first channel crystalline orientation. The second vertical transistor is disposed on the substrate in the second substrate region. The second vertical transistor is p-type field-effect vertical transistor (p-VFET) with a second channel crystalline orientation. The first channel crystalline orientation is different from the second channel orientation. A common bottom source and drain region as well as common bottom and top spacers regions are provided for the first vertical transistor and the second vertical transistor.Type: GrantFiled: November 16, 2018Date of Patent: June 9, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhenxing Bi, Kangguo Cheng, Zheng Xu, Dexin Kong
-
Patent number: 10680038Abstract: In some embodiments, the present disclosure relates to a method of forming a memory circuit. The method may be performed by forming an interconnect wire within an inter-level dielectric (ILD) layer over a substrate. A conjunct electrode structure is formed over the interconnect wire, a data storage film is formed over the conjunct electrode structure, and a disjunct electrode structure is formed over the data storage film. The data storage film, the disjunct electrode structure, and the conjunct electrode structure are patterned to form a first data storage layer between the interconnect wire and a first disjunct electrode and to form a second data storage layer between the interconnect wire and a second disjunct electrode.Type: GrantFiled: November 28, 2018Date of Patent: June 9, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chin-Chieh Yang, Chih-Yang Chang, Wen-Ting Chu, Yu-Wen Liao
-
Patent number: 10676347Abstract: A micro-electro-mechanical device, comprising a monolithic body of semiconductor material accommodating a first buried cavity; a sensitive region facing the first buried cavity; a second cavity facing the first buried cavity; a decoupling trench extending from the monolithic body and separating the sensitive region from a peripheral portion of the monolithic body; a cap die, forming an ASIC, bonded to and facing the first face of the monolithic body; and a first gap between the cap die and the monolithic body. The device also comprises at least one spacer element between the monolithic body and the cap die; at least one stopper element between the monolithic body and the cap die; and a second gap between the stopper element and one between the monolithic body and the cap die. The second gap is smaller than the first gap.Type: GrantFiled: January 9, 2018Date of Patent: June 9, 2020Assignee: STMICROELECTRONICS S.R.L.Inventors: Enri Duqi, Lorenzo Baldo, Marco Del Sarto, Mikel Azpeitia Urquia
-
Patent number: 10665696Abstract: A method for forming a semiconductor device is provided. A first patterned mask is formed on the substrate, the first patterned mask having a first opening therein. A second patterned mask is formed on the substrate in the first opening, the first patterned mask and the second patterned mask forming a combined patterned mask. The combined patterned mask is formed having one or more second openings, wherein one or more unmasked portions of the substrate are exposed. Trenches that correspond to the one or more unmasked portions of the substrate are formed in the substrate in the one or more second openings.Type: GrantFiled: April 25, 2018Date of Patent: May 26, 2020Assignees: Taiwan Semiconductor Manufacturing Company, National Taiwan UniversityInventors: Miin-Jang Chen, Kuen-Yu Tsai, Chee-Wee Liu
-
Patent number: 10658238Abstract: Embodiments are directed to a package that includes an electric device having a recess. In one embodiment, the electric device is a sensor and the recess reduces signal drift of the sensor caused by thermal expansion of the package. In another embodiment, the recess is substantially filled with adhesive material, thus increasing adhesion between the electric device and a substrate of the package while at the same time allowing for lower adhesive fillets.Type: GrantFiled: October 16, 2017Date of Patent: May 19, 2020Assignee: STMICROELECTRONICS PTE LTDInventors: Kim-Yong Goh, Xueren Zhang, Yiyi Ma
-
Patent number: 10651343Abstract: A dislocation-free GaN/InGaN-based nanowires-LED epitaxially grown on a transparent, electrically conductive template substrate. The simultaneous transparency and conductivity are provided by a thin, translucent metal contact integrated with a quartz substrate. The light transmission properties of the translucent metal contact are tunable during epitaxial growth of the nanowires LED. Transparent light emitting diodes (LED) devices, optical circuits, solar cells, touch screen displays, and integrated photonic circuits can be implemented using the current platform.Type: GrantFiled: February 27, 2018Date of Patent: May 12, 2020Assignee: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Boon S. Ooi, Aditya Prabaswara, Bilal Janjua, Tien Khee Ng
-
Patent number: 10651338Abstract: A method for fabricating an optoelectronic semiconductor component is disclosed. A semiconductor chip is produced by singularizing a wafer. The semiconductor chip comprises a substrate and a semiconductor layer sequence with an active layer applied to a main side of the substrate. The semiconductor layer sequence has an active region for emission or absorption of radiation and a sacrificial region arranged next to the active region. The sacrificial region in the finished semiconductor component is not intended to emit or absorb radiation. A trench, introduced into the semiconductor layer sequence, penetrates the active layer and separates the active region from the sacrificial region. The semiconductor chip with the semiconductor layer sequence is applied on a carrier. The substrate is detached from the active region of the semiconductor layer sequence. In the sacrificial region, the semiconductor layer sequence remains mechanically connected to the substrate.Type: GrantFiled: October 4, 2016Date of Patent: May 12, 2020Assignee: OSRAM OLED GmbHInventor: Dominik Scholz
-
Patent number: 10643892Abstract: The present disclosure provides methods for forming conductive features in a dielectric layer without using adhesion layers or barrier layers and devices formed thereby. In some embodiments, a structure comprising a dielectric layer over a substrate, and a conductive feature disposed through the dielectric layer. The dielectric layer has a lower surface near the substrate and a top surface distal from the substrate. The conductive feature is in direct contact with the dielectric layer, and the dielectric layer comprises an implant species. A concentration of the implant species in the dielectric layer has a peak concentration proximate the top surface of the dielectric layer, and the concentration of the implant species decreases from the peak concentration in a direction towards the lower surface of the dielectric layer.Type: GrantFiled: May 31, 2018Date of Patent: May 5, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Chieh Wu, Tang-Kuei Chang, Kuo-Hsiu Wei, Kei-Wei Chen, Ying-Lang Wang, Su-Hao Liu, Kuo-Ju Chen, Liang-Yin Chen, Huicheng Chang, Ting-Kui Chang, Chia Hsuan Lee