Patents Examined by Peniel M Gumedzoe
-
Patent number: 11652015Abstract: Provided herein are semiconductor packages with improved clamps. In some embodiments, a semiconductor package may include a housing having a wall extending from a main body, and a set of support walls extending from the wall. The semiconductor package may further include a clamp extending between the set of support walls, the clamp having a first planar section coupled to a first support wall of the set of support walls, a second planar section coupled to a second support wall of the set of support walls, and a third planar section between the first and second planar sections. The third planar section may include an opening operable to receive a fastener, and a plurality of stress relief openings.Type: GrantFiled: February 23, 2021Date of Patent: May 16, 2023Assignee: Littelfuse Semiconductor (Wuxi) Co., Ltd.Inventors: Yong Ai Ong, Chuyao Tai
-
Patent number: 11652040Abstract: There is provided a semiconductor device including: a lead frame including a first opening portion; a resin filled in the first opening portion; and a semiconductor element electrically connected to the lead frame, wherein a side wall surface of the lead frame in the first opening portion has a larger average surface roughness than an upper surface of the lead frame.Type: GrantFiled: May 5, 2020Date of Patent: May 16, 2023Assignee: ROHM CO., LTD.Inventors: Bin Zhang, Akinori Nii, Taro Nishioka
-
Patent number: 11646302Abstract: Multiple chip module (MCM) structures are described. In an embodiment, a module includes a first and second components on the top side of a module substrate, a stiffener structure mounted on the top side of the module substrate, and a lid mounted on the stiffener structure and covering the first component and the second component. The stiffener is joined to the lid within a trench formed in a roof of the lid.Type: GrantFiled: September 4, 2020Date of Patent: May 9, 2023Assignee: Apple Inc.Inventors: Wei Chen, Jie-Hua Zhao, Jun Zhai, Po-Hao Chang, Hsien-Che Lin, Ying-Chieh Ke, Kunzhong Hu
-
Patent number: 11646278Abstract: The present disclosure provides a package structure and a packaging method. The package structure provided by the present disclosure includes: a package base and a redistribution layer disposed on the package base; where the package base includes a plurality of device areas; and a channel set is provided in the device area, where the channel set is used to connect an electronic device, and the redistribution layer is used to lead a subset of to-be-protected channels that needs electrostatic protection in the channel set out to a preset area on the package base, so that all or part of channels in the subset of to-be-protected channels form a series circuit in the preset area, and the series circuit is used to connect with an electrostatic discharge end. The package structure of the present disclosure can provide electrostatic protection for the channel that needs to be protected during a packaging process.Type: GrantFiled: December 28, 2020Date of Patent: May 9, 2023Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Hanjian Leng, Baoquan Wu, Wei Long
-
Patent number: 11640925Abstract: A packaged power device includes a ceramic package body having a top drain pad having a first area, a top source pad having a second area smaller than the first area, and a top gate pad having a third area smaller than the second area; a power device having a bottom surface affixed to a top drain pad, a die source pad coupled to the top source pad, and a die gate pad coupled to the top gate pad; and a ceramic lid affixed to the ceramic package body to form the packaged power device.Type: GrantFiled: September 7, 2021Date of Patent: May 2, 2023Assignee: INFINEON TECHNOLOGIES AMERICAS CORP.Inventor: Shunhe Xiong
-
Patent number: 11640942Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic component may include a substrate having a first face and an opposing second face, wherein the substrate includes a through-substrate via (TSV); a first mold material region at the first face, wherein the first mold material region includes a first through-mold via (TMV) conductively coupled to the TSV; and a second mold material region at the second face, wherein the second mold material region includes a second TMV conductively coupled to the TSV.Type: GrantFiled: February 22, 2022Date of Patent: May 2, 2023Assignee: Intel CorporationInventors: Sanka Ganesan, Ram Viswanath, Xavier Francois Brun, Tarek A. Ibrahim, Jason M. Gamba, Manish Dubey, Robert Alan May
-
Patent number: 11637072Abstract: A semiconductor package includes a substrate, a semiconductor die, a ring structure and a lid. The semiconductor die is disposed on the substrate. The ring structure is disposed on the substrate and surrounds the semiconductor die, where a first side of the semiconductor die is distant from an inner sidewall of the ring structure by a first gap, and a second side of the semiconductor die is distant from the inner sidewall of the ring structure by a second gap. The first side is opposite to the second side, and the first gap is less than the second gap. The lid is disposed on the ring structure and has a recess formed therein, and the recess overlaps with the first gap in a stacking direction of the ring structure and the lid.Type: GrantFiled: March 16, 2021Date of Patent: April 25, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kai-Ming Ching, Shu-Shen Yeh, Chien-Hung Chen, Hui-Chang Yu, Yu-Min Cheng
-
Patent number: 11631644Abstract: A semiconductor device assembly can include a semiconductor device having a substrate and vias electrically connected to circuitry of the semiconductor device. Individual vias can have an embedded portion extending from the first side to the second side of the substrate and an exposed portion projecting from the second side of the substrate. The assembly can include a density-conversion connector comprising a connector substrate and a first array of contacts formed at the first side thereof, the first array of contacts occupying a first footprint area on the first side thereof, and wherein individual contacts of the first array are electrically connected to the exposed portion of a corresponding via of the semiconductor device. The assembly can include a second array of contacts electrically connected to the first array, formed at the second side of the connector substrate, and occupying a second footprint area larger than the first footprint area.Type: GrantFiled: April 2, 2021Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Owen R. Fay, Kyle K. Kirby, Akshay N. Singh
-
Patent number: 11631793Abstract: A light-emitting housing including a housing body, a conductive structure, and a light-emitting element is provided. The housing body has an outer surface and an inner surface. The conductive structure is embedded in the housing body and penetrates the outer surface and the inner surface. A decorative film is attached to the outer surface of the housing body. The light-emitting element is disposed on the outer surface of the housing body. The light-emitting element has two wires coupled to the conductive structure. The electric structure is adapted to transmit a current to the two wires, so that the light-emitting element emits light.Type: GrantFiled: August 14, 2020Date of Patent: April 18, 2023Assignee: PEGATRON CORPORATIONInventors: Yu-Hao Chiu, Tzu-Ming Yang
-
Patent number: 11631621Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a semiconductor substrate and a first magnetic element and a second magnetic element over the semiconductor substrate. The semiconductor device structure also includes a first conductive line extending exceeding an edge of the first magnetic element. The semiconductor device structure further includes a second conductive line extending exceeding an edge of the second magnetic element. The second conductive line is electrically connected to the first conductive line.Type: GrantFiled: May 24, 2021Date of Patent: April 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mill-Jer Wang, Tang-Jung Chiu, Chi-Chang Lai, Chia-Heng Tsai, Mirng-Ji Lii, Weii Liao
-
Patent number: 11631781Abstract: A method of manufacturing display device is disclosed. A substrate includes a basal layer and metal contacts on the top surface. An insulation layer is disposed on the top surface and includes a first mounting surface and a bottom surface. Multiple grooves are formed on the insulation layer and each extends from the first mounting surface to the bottom surface. The grooves respectively correspond to the metal contacts and expose respective metal contacts. An electromagnetic force is provided with a direction from the basal layer toward the insulation layer. A droplet containing multiple micro components is provided on the first mounting surface. A configuration of an electrode of the micro component corresponds to a configuration of one of the grooves. The electrode is attracted to the corresponding groove by the electromagnetic force so as to electrically contact the metal contact.Type: GrantFiled: February 21, 2021Date of Patent: April 18, 2023Assignee: PlayNitride Inc.Inventors: Tzu-Yu Ting, Yu-Hung Lai, Hsiang-Wen Tang, Yi-Chun Shih
-
Patent number: 11626552Abstract: A display device includes a substrate including a plurality of pixels; an electrode part including a first electrode in each pixel of the plurality of pixels on the substrate and a second electrode spaced apart from the first electrode on a same plane; a plurality of light emitting devices spaced apart from each other between the first electrode and the second electrode; a power line part including a first power line between the substrate and the first electrode, the first power line to receive a first driving power source, and a second power line between the substrate and the second electrode, the second power line to receive a second driving power source; and a shielding electrode line between the power line part and the first electrode, the shielding electrode line to receive the first driving power source.Type: GrantFiled: April 26, 2021Date of Patent: April 11, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Kyung Bae Kim, Min Jae Jeong, Chong Chui Chai
-
Patent number: 11626296Abstract: A semiconductor device includes a first die extending through a molding compound layer, a first dummy die having a bottom embedded in the molding compound layer, wherein a height of the first die is greater than a height of the first dummy die, and an interconnect structure over the molding compound layer, wherein a first metal feature of the interconnect structure is electrically connected to the first die and a second metal feature of the interconnect structure is over the first dummy die and extends over a sidewall of the first dummy die.Type: GrantFiled: March 8, 2021Date of Patent: April 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, An-Jhih Su, Chi-Hsi Wu, Der-Chyang Yeh, Hsien-Wei Chen, Wei-Yu Chen
-
Patent number: 11626339Abstract: In an embodiment, a device includes: an integrated circuit die; an encapsulant at least partially surrounding the integrated circuit die, the encapsulant including fillers having an average diameter; a through via extending through the encapsulant, the through via having a lower portion of a constant width and an upper portion of a continuously decreasing width, a thickness of the upper portion being greater than the average diameter of the fillers; and a redistribution structure including: a dielectric layer on the through via, the encapsulant, and the integrated circuit die; and a metallization pattern having a via portion extending through the dielectric layer and a line portion extending along the dielectric layer, the metallization pattern being electrically coupled to the through via and the integrated circuit die.Type: GrantFiled: March 15, 2021Date of Patent: April 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tzu-Sung Huang, Ming Hung Tseng, Yen-Liang Lin, Hao-Yi Tsai, Chi-Ming Tsai, Chung-Shi Liu, Chih-Wei Lin, Ming-Che Ho
-
Patent number: 11621254Abstract: A power supply system includes a system board electrically connected to a load; a first package and a second package provided on an upper side of the system board; and a bridge member provided on upper sides of the first package and the second package, comprising a passive element and used for power coupling between the first package and the second package, wherein vertical projections of the first package and the second package on the system board are both overlapped with a vertical projection of the bridge member on the system board, the first package, and the second package are encapsulated with switching devices, terminals on upper surfaces of the first package and the second package are electrically connected to the bridge member, and terminals on lower surfaces thereof are electrically connected to the system board.Type: GrantFiled: November 23, 2020Date of Patent: April 4, 2023Assignee: DELTA ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Pengkai Ji, Shouyu Hong, Haoyi Ye, Jianhong Zeng
-
Patent number: 11616000Abstract: Methods and apparatus are disclosed to provide electrical shielding for integrated circuit packages using a thermal interface material. An integrated circuit package includes a substrate including a ground plane layer and a solder mask; a semiconductor die attached to the substrate, the solder mask layer separating the semiconductor die from the ground plane layer; and a thermal interface material surrounding at least a portion of the semiconductor die, the thermal interface material electrically coupled to the ground plane layer.Type: GrantFiled: June 25, 2021Date of Patent: March 28, 2023Assignee: Intel CorporationInventors: Dong-Ho Han, Jaejin Lee, Jerrod Peterson, Kyle Arrington
-
Patent number: 11610839Abstract: The present disclosure relates to semiconductor structures and, more particularly, to dummy fill structures and methods of manufacture. The structure includes: a passive device formed in interlevel dielectric material; and a plurality of metal dummy fill structures composed of at least one main branch and two extending legs from at least one side of the main branch, the at least two extending legs being positioned and structured to suppress eddy currents of the passive device.Type: GrantFiled: October 29, 2019Date of Patent: March 21, 2023Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Tung-Hsing Lee, Teng-Yin Lin, Frank W. Mont, Edward J. Gordon, Asmaa Elkadi, Alexander Martin, Won Suk Lee, Anvitha Shampur
-
Patent number: 11610845Abstract: A semiconductor package including: a first package; a second package on the first package, the second package including a second package substrate, first and second semiconductor chips on the second package substrate, and a second molding part on the second package substrate and covering the first and second semiconductor chips; and a fill part between the first package and the second package, a first through hole that penetrates the second package substrate, the first through hole being between the first and second semiconductor chips, a second through hole that penetrates the second molding part, the second through hole being connected to the first through hole, and wherein the fill part has an extension disposed in the first through hole and the second through hole.Type: GrantFiled: August 3, 2021Date of Patent: March 21, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jongho Park, Seung Hwan Kim, Jun Young Oh, Kyong Hwan Koh, Sangsoo Kim, Dong-Ju Jang
-
Patent number: 11594480Abstract: A circuit assembly may include a substrate and a pattern of contact points formed from deformable conductive material supported by the substrate. The assembly may further include an electric component supported by the substrate and having terminals arranged in a pattern corresponding to the pattern of contacts points. The one or more of the terminals of the electric component may contact one or more of the corresponding contact points to form one or more electrical connections between the electric component and the contact points.Type: GrantFiled: August 5, 2021Date of Patent: February 28, 2023Assignee: Liquid Wire Inc.Inventors: Mark William Ronay, Trevor Antonio Rivera, Michael Adventure Hopkins, Edward Martin Godshalk, Charles J. Kinzel
-
Patent number: 11587912Abstract: A semiconductor device assembly can include a first semiconductor device and an interposer. The interposer can include a substrate and through vias in which individual vias include an exposed portion and an embedded portion, the exposed portions projecting from one or both of the first surface and the second surface of the substrate, and the embedded portions extending through at least a portion of the substrate. The interposer can include one or more test pads, a first electrical contact, and a second electrical contact. The semiconductor device assembly can include a controller positioned on an opposite side of the interposer from the first semiconductor device and operably coupled to the interposer via connection to the second electrical contact.Type: GrantFiled: July 22, 2021Date of Patent: February 21, 2023Assignee: Micron Technology, Inc.Inventors: Owen R. Fay, Kyle K. Kirby, Akshay N. Singh