Patents Examined by Ryan C. Jager
-
Patent number: 7541851Abstract: Disclosed herein is a VDL/DLL architecture in which the power supply to the VDL, VccVDL, is regulated at least as a function of the entry point of the input signal (ClkIn) into the VDL. Specifically, VccVDL is regulated to be higher when the delay through the VDL is relatively small (when the entry point is toward the right (or minimum delay) edge of the VDL) and is reduced when the delay is relatively high (when the entry point is toward the left (or maximum delay) edge of the VDL). This provides for graduated delays across the stages of the VDL, but without the need to design each stage separately. Other benefits include a VDL/DLL design operable over a wider range of frequencies, and a reduced number of stages, including a reduced number of buffer stages. Moreover, when the disclosed technique is used, buffer stages may be dispensed with altogether.Type: GrantFiled: December 11, 2006Date of Patent: June 2, 2009Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Kang Yong Kim, Jongtae Kwak
-
Patent number: 7541845Abstract: In the semiconductor integrated circuit, an apparatus for detecting a logic state represented by an input signal includes a reference signal generating circuit and a determining circuit. The reference signal generating circuit generates a reference voltage based on a previously received input signal voltage, and the determining circuit determines a logic state represented by a currently received input signal voltage based on the reference voltage.Type: GrantFiled: March 11, 2002Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-Sook Noh
-
Patent number: 7528637Abstract: A driver circuit for outputting an output signal corresponding to an input signal given to the driver circuit, includes a voltage generating unit for outputting a basic output voltage corresponding to the input signal, a first buffer circuit for outputting an output voltage corresponding to the basic output voltage outputted by the voltage generating unit, a second buffer circuit, of which power consumption is larger than the first buffer circuit, for generating and outputting a voltage corresponding to the output voltage as the output signal, a simulating circuit including a simulating buffer circuit for generating a simulated voltage corresponding to the basic output voltage outputted by the voltage generating unit, the simulating buffer circuit having substantially the same characteristic as that of the first buffer circuit, and a controlling unit for controlling the basic output voltage outputted by the voltage generating unit based on the simulated voltage.Type: GrantFiled: July 28, 2006Date of Patent: May 5, 2009Assignee: Advantest CorporationInventors: Naoki Matsumoto, Takashi Sekino
-
Patent number: 7525348Abstract: A circuit and method for comparing and providing a signal indicative of a difference in magnitude between a differential signal voltage and a differential reference voltage.Type: GrantFiled: April 19, 2005Date of Patent: April 28, 2009Assignee: National Semiconductor CorporationInventor: Ramsin M. Ziazadeh
-
Patent number: 7518421Abstract: A kick back compensated charge pump circuit with kicker capacitor is disclosed. The charge pump circuit comprises a pump up circuit that comprises a first PMOS transistor and a second PMOS transistor in a cascode configuration and coupled to a first kicker capacitor. The charge pump circuit also comprises a pump down circuit that comprises a first NMOS transistor and a second NMOS transistor in a cascode configuration and coupled to a second kicker capacitor. The kicker capacitors increase the speed of the charge pump circuit by charging and discharging a gate to source capacitance (CGS) of the pump up circuit and of the pump down circuit of the charge pump circuit.Type: GrantFiled: December 16, 2005Date of Patent: April 14, 2009Assignee: National Semiconductor CorporationInventor: Arlo Aude
-
Patent number: 7511547Abstract: A delay circuit for delaying an input signal according to a desired delay time setting and outputting the same is provided. The delay circuit includes: a delay element for delaying the input signal for a delay time based on a given supply current and outputting the same; a current supply section for generating a supply current; a voltage generating section for generating a base voltage dependent on a delay time setting; and a control section for converting a base voltage to a control voltage dependent on the characteristic of the current supply section and providing the same to the current supply section in order to cause the current supply section to generate the supply current. The current supply section may have a predetermined conductivity and include a first MOS transistor for applying a drain current to the delay element as the supply current.Type: GrantFiled: June 5, 2006Date of Patent: March 31, 2009Assignee: Advantest CorporationInventors: Masakatsu Suda, Shusuke Kantake
-
Patent number: 7504869Abstract: A level shifter and a charge pump circuit are added, among cascade-connected unit frequency dividing circuits forming a frequency dividing circuit, to the unit frequency dividing circuit in the first stage. The charge pump circuit boosts an input voltage based on a dot clock signal, and supplies the booster voltage to the unit frequency dividing circuit in the first stage. The unit frequency dividing circuit in the first stage, which is driven by the booster voltage, attains an improved current driving capability. The improved current driving capability of the unit frequency dividing circuit in the first stage to which the dot clock signal of high frequency is input leads to a widened operating margin of the frequency dividing circuit.Type: GrantFiled: November 3, 2005Date of Patent: March 17, 2009Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Youichi Tobita, Seiichirou Mori, Hiroyuki Murai
-
Patent number: 7504874Abstract: A transistor arrangement with temperature compensation is disclosed with a transistor having at least one adjustable geometric parameter. A temperature measuring means outputs a temperature-dependent signal, depending on which a control unit drives the geometric parameter of the transistor in such a way that the electrical characteristic quantities thereof are temperature-independent. The adjustable geometric parameter may be the channel width of the transistor.Type: GrantFiled: July 12, 2006Date of Patent: March 17, 2009Assignee: Infineon Technologies AGInventor: Jürgen Oehm
-
Patent number: 7501878Abstract: An amplitude setting circuit for setting an amplitude level of its output signal corresponding to an input signal. By setting a current flowing through a first diode-connected transistor (Q5) and a current flowing through a first drive transistor (Q1) to be in a predetermined relationship, variation with temperature in potential at a first connection point of the first drive transistor (Q1) and a first conductivity-type transistor (M1) is removed, and by setting a current flowing through a second diode-connected transistor (Q6) and a current flowing through a second drive transistor (Q4) to be in a predetermined relationship, variation with temperature in potential at a second connection point of a second conductivity-type transistor (M2) and the second drive transistor (Q4) is removed.Type: GrantFiled: February 15, 2006Date of Patent: March 10, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Hirohisa Suzuki, Kazuo Hasegawa, Eiji Akama
-
Patent number: 7501874Abstract: A level shift circuit basically has a configuration connecting two CMOS inverter circuits in parallel, furnishes an input signal to a control terminal of the inverter circuit, obtains an output signal from an output terminal of the inverter circuit, and has a function for level shifting the voltage amplitude of the input signal to the voltage amplitude of the supply voltage of the inverter circuit. The signal that is input by the gate terminal of an n-channel transistor arranged in each of two current paths forming the level shift circuit is not a direct input signal but a signal that is supplied by adding an offset corresponding to the threshold of each n-channel transistor with respect to the voltage amplitude of the input signal via the input voltage converter circuit.Type: GrantFiled: January 16, 2007Date of Patent: March 10, 2009Assignee: Epson Imaging Devices CorporationInventors: Hiroyuki Horibata, Michiru Senda
-
Patent number: 7501868Abstract: A power supply voltage control apparatus capable of freely setting a clock period setting margin according to a system clock frequency, and capable of converging power supply voltage to minimum power supply voltage where normal operation is possible in a short period of time without errors in operation of internal circuits in response to changes in the system clock frequency is provided. Power supply voltage control apparatus 100 is provided with frequency-dividing circuit 121 that frequency-divides the system clock at frequency-dividing ratio 1, frequency-dividing circuit 122 that frequency-divides the output of voltage control oscillator circuit 110 at frequency-dividing ratio 2, phase comparator/frequency comparator 130 that carries out phase comparison/frequency comparison on the respective output signals of frequency-dividing circuits 121 and 122, and controller 145.Type: GrantFiled: October 26, 2006Date of Patent: March 10, 2009Assignee: Panasonic CorporationInventor: Minoru Ito
-
Patent number: 7501866Abstract: A synchronous memory device having a normal mode and a power down mode includes a power down mode controller for generating a power down mode control signal in response to a clock enable signal, thereby determining onset or termination of a power down mode. A clock buffering unit buffers an external clock signal in response to the power down mode control signal and outputs first and second internal clock signals. A clock selection unit selects one of the first and second internal clock signals based on the power down mode control signal to output the selected signal as an intermediate output clock signal. A phase update unit performs a phase update operation by using the intermediate output clock signal to output a delay locked loop (DLL) clock signal, the first internal clock signal differing in frequency from the second internal clock signal.Type: GrantFiled: June 30, 2006Date of Patent: March 10, 2009Assignee: Hynix Semiconductor Inc.Inventor: Hoon Choi
-
Patent number: 7498859Abstract: A driving device using a CMOS inverter performs a stable operation by using a compensating circuit to compensate variation widths when the process condition or external environment is changed. The driving device comprises a power regulating unit for regulating a driving voltage level depending on characteristics of a MOS transistor and a delay unit comprising a plurality of CMOS inverters driven by the driving voltage regulated by the power regulating unit.Type: GrantFiled: June 29, 2004Date of Patent: March 3, 2009Assignee: Hynix Semiconductor Inc.Inventor: Keun Kook Kim
-
Patent number: 7492202Abstract: To keep input capacitance and driving capability at respective data input and output terminals of a flip-flop circuit, the flip-flop includes: a master latch portion; a slave latch portion; and a data output selecting portion. The master latch portion includes a tri-state inverter, which is connected to the input terminal. The data output selecting portion is constituted by two pass gates and an inverter, which is connected to the output terminal. The input capacitance of the flip-flop circuit is determined by gate capacitances of transistors constituting the tri-state inverter connected to the input terminal. The driving capability of the flip-flop circuit is determined by the driving capability of the inverter connected to the output terminal. Accordingly, both the input capacitance and the driving capability are kept constant, irrespective of the state of a timing signal such as a clock signal.Type: GrantFiled: October 29, 2007Date of Patent: February 17, 2009Assignee: Panasonic CorporationInventor: Genichiro Inoue
-
Patent number: 7489172Abstract: A Delay Locked Loop (DLL) driver control circuit is capable of reducing an amount of current consumption by preventing the output of unnecessary clocks. The DLL driver control circuit includes a DLL driver for driving a DLL clock and a DLL driver controller for generating a control signal to control an operation of the DLL driver in response to a signal having information associated with an active mode. The DLL driver controller is provided with a counter for counting the DLL clock to produce a count a setting value having a plurality of bits and generating an activated equal signal if the two values are the same, and an SR latch for accepting the equal signal and the signal having the information associated with the active mode to provide the control signal.Type: GrantFiled: June 30, 2006Date of Patent: February 10, 2009Assignee: Hynix Semiconductor Inc.Inventor: Kyung-Hoon Kim
-
Patent number: 7486119Abstract: A delay-locked loop circuit comprising a variable voltage generator and a delay-locked loop. The variable voltage generator is configured to generate a variable bias voltage signal in response to a standby signal. The variable bias voltage signal has differing voltage levels according to operation modes. The operation modes include a standby mode and an active mode. The delay-locked loop is configured to generate an internal clock signal in response to the standby signal and the variable bias voltage signal. The internal clock signal is synchronized with an external clock signal.Type: GrantFiled: July 6, 2006Date of Patent: February 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Chan-Yong Lee
-
Radiation hardened phase frequency detector for implementing enhanced radiation immunity performance
Patent number: 7482842Abstract: A radiation hardened phase frequency detector (PFD) is provided for implementing enhanced radiation immunity performance. The radiation hardened phase frequency detector (PFD) includes a plurality of functional blocks. Each functional block includes duplicated components providing duplicated inputs, internal nodes and outputs. The duplicated components are arranged so that when there is a SEU hit to one node and the duplicated node supports the functionalities of the PFD.Type: GrantFiled: September 15, 2006Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventor: William Yeh-Yung Mo -
Patent number: 7479815Abstract: A divider apparatus for use within a phase-locked loop having an output terminal at which an output frequency is produced. The apparatus includes a prescalar circuit configured to produce a prescaled signal by dividing the output frequency in response to a mode select signal. A first programmable counter is disposed to receive the prescaled signal and to produce the mode select signal. In addition, a second programmable counter is disposed to receive the prescaled signal and to produce a divided signal utilized by the phase-locked loop. The apparatus further includes a control circuit connected to the first programmable counter and to the second programmable counter, the control circuit providing a first resynchronization signal to the first programmable counter and a second resynchronization signal to the second programmable counter.Type: GrantFiled: March 1, 2006Date of Patent: January 20, 2009Assignee: Sequoia CommunicationsInventors: John B. Groe, Paul Lawrence Viani
-
Patent number: 7479808Abstract: A method for operating a threshold circuit arrangement and a threshold circuit arrangement is disclosed. In one embodiment, the invention provides a threshold circuit arrangement, wherein a comparator circuit is configured to compare an input signal is compared with a predetermined threshold, and wherein, depending on the result of the comparison, an output signal is adapted to change its state. A circuit is provided for preventing the change of state of the output signal in the case of predetermined forms of the input signal.Type: GrantFiled: September 14, 2006Date of Patent: January 20, 2009Assignee: Infineon Technologies AGInventor: Stefan Hermann Groiss
-
Patent number: 7479820Abstract: A detector circuit and a negative voltage generating circuit capable of performing high-speed operation are provided. A negative voltage generating circuit includes a charge pump circuit, a first voltage divider circuit that makes a voltage division between an output of the charge pump circuit and a power supply to output a detect potential, a reference voltage generating circuit that generates a reference potential, and a comparator circuit that compares the detect potential and the reference potential. The charge pump circuit is driven by an output signal of the comparator circuit and generates the negative voltage. In the first voltage divider circuit, NMOS transistors and make the voltage division between the negative voltage and the power supply to obtain the detect potential.Type: GrantFiled: November 15, 2005Date of Patent: January 20, 2009Assignee: Renesas Technology Corp.Inventors: Mako Okamoto, Fukashi Morishita