Patents Examined by Sheila V. Clark
-
Patent number: 8637971Abstract: A semiconductor device includes a housing made of a thermoplastic resin and having an internal space that is opened on one side and an inner wall portion that has an inner peripheral surface defining the internal space; and a core portion engaged in the internal space of the housing. The core portion includes a substrate, a semiconductor element mounted on the substrate, a wire electrically connecting the substrate and the semiconductor element, and a mold resin sealing the substrate, the semiconductor element and the wire. The core portion has a side surface provided with a convex portion that is in contact with the inner peripheral surface of the inner wall portion. Accordingly, a semiconductor device allowing a lengthened life and improved productivity, and a method of manufacturing the semiconductor device can be provided.Type: GrantFiled: January 10, 2013Date of Patent: January 28, 2014Assignee: Mitsubishi Electric CorporationInventor: Hiroshi Yoshida
-
Patent number: 8624377Abstract: A first chip is mounted on a substrate and includes a plurality of bump pads located on an active surface of the first chip. A wire bonds a first bump pad to the substrate. An intermediate layer is disposed on a portion of the active surface of the first chip, and a via within the intermediate layer extends to a second bump pad. A second chip is disposed on the intermediate layer, and wherein the second chip includes a third bump pad located on an active surface of the second chip and aligned with the via formed in the intermediate layer. A corresponding bump is disposed on one or more of the second bump pad and the third bump pad, and within the via, wherein the corresponding bump electrically connects the second bump pad with the third bump pad.Type: GrantFiled: February 8, 2013Date of Patent: January 7, 2014Assignee: Marvell World Trade Ltd.Inventors: Shiann-Ming Liou, Albert Wu
-
Patent number: 8604616Abstract: A semiconductor chip including a chip via plug penetrating a substrate, a semiconductor stack thereof, a semiconductor device package thereof, and an electronic apparatus having the same are disclosed. The semiconductor chip comprising, a substrate including an inner semiconductor circuit, a conductive redistribution structure formed on the substrate including a conductive redistribution interconnection and a conductive redistribution via plug, wherein the redistribution via plug is connected to the inner semiconductor circuit; a conductive chip pad formed on the substrate, and a conductive chip via plug configured to penetrate the substrate and electrically connected to the redistribution structure.Type: GrantFiled: January 25, 2012Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., LtdInventor: Jong-Joo Lee
-
Patent number: 8581377Abstract: A semiconductor device of an illustrative embodiment includes a die, a lead frame including a plurality of leads having substantial portions arranged in a lead plane and electrically connected to the die. Most preferably, the package includes at least a substantial portion of one conductive element arranged in a plane positioned adjacent the lead frame and substantially parallel to the lead plane, the conductive element being capacitively coupled to the leads such that the conductive element and at least one of the leads cooperatively define a controlled-impedance conduction path, and an encapsulant which encapsulates the leads and the conductive element. The leads and, desirably, the conductive element have respective connection regions which are not covered by the encapsulant.Type: GrantFiled: September 16, 2010Date of Patent: November 12, 2013Assignee: Tessera, Inc.Inventors: Belgacem Haba, Brian Marcucci
-
Patent number: 8569882Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate; mounting a central integrated circuit over the base substrate; mounting a side package having a side package substrate along a peripheral region of the base substrate and laterally peripheral to the central integrated circuit with the side package substrate coplanar with the central integrated circuit; and encapsulating the central integrated circuit and the side package above the base substrate with a base encapsulation to form a planar surface over the central integrated circuit and the side package facing away from the base substrate.Type: GrantFiled: March 24, 2011Date of Patent: October 29, 2013Assignee: Stats Chippac Ltd.Inventors: WonJun Ko, Sungmin Song, Jong Wook Ju, JaEun Yun, Hye Ran Lee
-
Patent number: 8513798Abstract: A device includes a vertical power semiconductor chip having an epitaxial layer and a bulk semiconductor layer. A first contact pad is arranged on a first main face of the power semiconductor chip and a second contact pad is arranged on a second main face of the power semiconductor chip opposite to the first main face. The device further comprises an electrically conducting carrier attached to the second contact pad.Type: GrantFiled: September 9, 2010Date of Patent: August 20, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8476752Abstract: A package structure for DC-DC converter disclosed herein can reduce the number of encapsulated elements as a low-side MOSFET chip can be stacked above the high-side MOSFET chip of a first die pad, through die pads of different thicknesses or interposers with joint parts of different thicknesses; moreover, it further reduces the size of the entire semiconductor package as a number of bond wires are contained in the space between the controller and the low-side MOSFET chip. Moreover, electrical connection between the top source electrode pin and the bottom source electrode pin of the low-side MOSFET chip is realized with a metal joint plate, such that when the DC-DC converter is sealed with plastic, the metal joint plate can be exposed outside to improve the thermal performance and effectively reduce the thickness of the semiconductor package.Type: GrantFiled: June 12, 2012Date of Patent: July 2, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yueh-Se Ho, Yan Xun Xue, Jun Lu
-
Patent number: 8471318Abstract: A semiconductor device and a method for forming the same are disclosed. The semiconductor device includes a plurality of bit lines having a uniform width on a semiconductor substrate, an active region obliquely arranged to have a predetermined angle with respect to the bit lines, a spacer arranged around the bit lines connected to a center part of the active region. A contact pad is connected to a lower part of the bit lines. The spacer is formed not only at an upper part of sidewalls of the contact pad but also at sidewalls of the bit lines. As a result, a CD of the bit line contact increases, so that a bit line contact patterning margin also increases. A bit line pattern having a uniform width is formed so that a patterning margin increases. A storage electrode contact self-alignment margin increases so that a line-type storage electrode contact margin increases.Type: GrantFiled: July 5, 2011Date of Patent: June 25, 2013Assignee: Hynix Semiconductor Inc.Inventor: Byung Sub Nam
-
Patent number: 8466529Abstract: According to one embodiment, an imaging device includes a substrate, a photodetecting portion, a circuit portion and a through interconnect. The substrate has a first major surface, a second major surface on a side opposite to the first major surface, a recess portion provided on the first major surface and retreated in a first direction going from the first major surface to the second major surface, and a through hole communicating with the first major surface and the second major surface and extending in the first direction. The photodetecting portion is provided above the recess portion and away from the substrate. The circuit portion is electrically connected to the photodetecting portion and provided on the first major surface. The through interconnect is electrically connected to the circuit portion and provided inside the through hole. The recess portion has a first inclined surface. The through hole has a second inclined surface.Type: GrantFiled: March 18, 2011Date of Patent: June 18, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiro Suzuki, Risako Ueno, Honam Kwon, Koichi Ishii, Hideyuki Funaki
-
Patent number: 8461695Abstract: Micro-addition of a metal to a Sn-based lead-free C4 ball is employed to enhance reliability. Specifically, a metal having a low solubility in Sn is added in a small quantity corresponding to less than 1% in atomic concentration. Due to the low solubility of the added metal, fine precipitates are formed during solidification of the C4 ball, which act as nucleation sites for formation multiple grains in the solidified C4 ball. The fine precipitates also inhibit rapid grain growth by plugging grain boundaries and act as agents for pinning dislocations in the C4 ball. The grain boundaries enable grain boundary sliding for mitigation of stress during thermal cycling of the semiconductor chip and the package on the C4 ball. Further, the fine precipitates prevent electromigration along the grain boundaries due to their pinned nature.Type: GrantFiled: January 24, 2012Date of Patent: June 11, 2013Assignee: Ultratech, Inc.Inventor: Mukta G. Farooq
-
Patent number: 8450153Abstract: A method for manufacturing a package comprises a first step of forming a metal pattern including a frame and a plurality of leads extending inward from the frame, a second step of molding a resin pattern including a first resin portion which holds the plurality of leads from an inner side thereof, and second resin portions which cover bottom surfaces of peripheral portions, adjacent to portions to be removed, in the plurality of leads while exposing bottom surfaces of the portions to be removed in the plurality of leads, so as to hold the plurality of leads from a lower side thereof, and a third step of cutting the plurality of leads into a plurality of first leads and a plurality of second leads by removing the portions to be removed in the plurality of leads while the resin pattern keeps holding the peripheral portions in the plurality of leads.Type: GrantFiled: June 4, 2010Date of Patent: May 28, 2013Assignee: Canon Kabushiki KaishaInventor: Koji Ono
-
Patent number: 8420989Abstract: An apparatus to package a semiconductor chip includes a coil configured to use induction heating to reflow a solder ball of the semiconductor chip. The coil includes a first body, a second body parallel to the first body, a third body extending from the first body to the second body. The first and second bodies are symmetrical with respect to a vertical plane disposed therebetween. The first and second bodies have inclined surfaces facing each other, and the inclined surfaces are distant from each other downward.Type: GrantFiled: November 10, 2009Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Minill Kim, Kwang Yong Lee, Jonggi Lee, Ji-Seok Hong, Hyun jeong Woo
-
Patent number: 8399975Abstract: A stacked semiconductor package includes a substrate having an upper surface and a lower surface, and divided into a first region and a second region that adjoins the first region; a support member formed in the second region on the upper surface of the substrate; and a semiconductor chip module including a plurality of semiconductor chips each of which is bent and has bonding pads near one lower edge of a declining slope of a first surface thereof and which are stacked on the support member in a step-like shape such that their bonding pads face the first region and are electrically connected with the substrate.Type: GrantFiled: December 22, 2011Date of Patent: March 19, 2013Assignee: SK Hynix Inc.Inventor: Jong Hyun Nam
-
Patent number: 8368210Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.Type: GrantFiled: September 6, 2011Date of Patent: February 5, 2013Assignee: International Rectifier CorporationInventor: Henning M. Hauenstein
-
Patent number: 8361857Abstract: Embodiments of the present invention are directed to provide a semiconductor device including a semiconductor chip formed of a conductive material, a connector terminal around the semiconductor chip, which is formed of a same material for forming the semiconductor chip, an insulating member for electrically insulating the semiconductor chip from the connector terminal, and a first connection member for electrically coupling the semiconductor chip with the connector terminal. Simplified step of manufacturing the connector terminal may further simplify the steps of manufacturing the semiconductor device.Type: GrantFiled: December 12, 2011Date of Patent: January 29, 2013Assignee: Spansion LLCInventors: Junji Tanaka, Koji Taya, Masahiko Harayama
-
Patent number: 8362607Abstract: An integrated circuit package includes a thermally and electrically conductive package lid. The package lid may be in electrical communication with an electrically conductive pad connected to a power plane, ground plane, or signal route in the integrated circuit. The electrically conductive package lid may provide an electrical connection for electrical power or electrical signals or may serve as an electrical ground. In some embodiments, the package lid may include a thermally and electrically conductive material. In other embodiments, the package lid may include an electrically insulative substrate coated on at least one surface with a layer of metal or another conductive material. The conductive layer may be electrically connected to electrical ground, a reference voltage, or a signal pay by at least one electrically conductive via.Type: GrantFiled: June 3, 2009Date of Patent: January 29, 2013Assignee: Honeywell International Inc.Inventors: David Scheid, Ronald James Jensen
-
Patent number: 8354743Abstract: An integrated circuit package base includes a plurality of tiers. In some examples, an integrated circuit package encloses a plurality of stacked integrated circuits that are each electrically coupled to an electrical contact located on a respective tier of the package base. The tiers of the integrated circuit package can have different elevations relative to a bottom surface of the integrated circuit package.Type: GrantFiled: January 27, 2010Date of Patent: January 15, 2013Assignee: Honeywell International Inc.Inventors: Ronald James Jensen, David Scheid
-
Patent number: 8338233Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a base lead having an outer protrusion and an inner protrusion with a recess in between; forming a stack lead having an elongated portion; mounting a base integrated circuit over the inner protrusion or under the elongated portion; mounting the stack lead over the base lead and the base integrated circuit; connecting a stack integrated circuit and the stack lead with the stack integrated circuit over the base integrated circuit; and encapsulating at least a portion of both the base integrated circuit and the stack integrated circuit with the base lead and the stack lead exposed.Type: GrantFiled: November 18, 2011Date of Patent: December 25, 2012Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Jairus Legaspi Pisigan, Henry Descalzo Bathan
-
Patent number: 8257045Abstract: Platforms with curved side edges and gas turbine engine systems involving such platforms are provided. In this regard, a representative airfoil assembly for a gas turbine engine includes: a platform having a gas path side, a non-gas path side, a leading edge, a trailing edge, a first side edge extending between the leading edge and the trailing edge and exhibiting a first curve along a length thereof, and a second side edge extending between the leading edge and the trailing edge and exhibiting a second curve along a length thereof; and an airfoil extending from the gas path side of the platform; the platform and the airfoil exhibiting a unitary construction such that a continuous exterior surface blends from the airfoil to the platform.Type: GrantFiled: August 15, 2008Date of Patent: September 4, 2012Assignee: United Technologies Corp.Inventors: Brandon W. Spangler, Jeffrey S. Beattie, Scott D. Hjelm
-
Patent number: 8253238Abstract: In a resin-sealed semiconductor device, an inner lead including a bend portion formed by lifting has a protruding shape located on one side and an inclined vertical surface shape located on the other side (inside) in an external connection terminal direction. A cutaway portion is provided along the bend portion and an external connection terminal. A height of an upper surface portion of the inner lead is higher than a height of an upper surface of a semiconductor element. The inner lead is provided in a substantially central portion of a die pad so that the inclined vertical surface shape is parallel to a side of a die pad which includes a thin portion located in a side surface portion and an exposure portion located on a bottom surface.Type: GrantFiled: September 15, 2010Date of Patent: August 28, 2012Assignee: Seiko Instruments Inc.Inventors: Masayuki Satoh, Koshi Maemura