Patents Examined by Su C. Kim
-
Patent number: 10196261Abstract: Micromachined ultrasonic transducers integrated with complementary metal oxide semiconductor (CMOS) substrates are described, as well as methods of fabricating such devices. Fabrication may involve two separate wafer bonding steps. Wafer bonding may be used to fabricate sealed cavities in a substrate. Wafer bonding may also be used to bond the substrate to another substrate, such as a CMOS wafer. At least the second wafer bonding may be performed at a low temperature.Type: GrantFiled: March 8, 2017Date of Patent: February 5, 2019Assignee: Butterfly Network, Inc.Inventors: Jonathan M. Rothberg, Susan A. Alie, Keith G. Fife, Nevada J. Sanchez, Tyler S. Ralston, Jaime Scott Zahorian
-
Patent number: 10199591Abstract: An organic EL display device has a TFT formed on the substrate, and an organic EL layer formed on the TFT. A protective layer is formed on the organic EL layer, and a first barrier layer which contains AlOx is formed between the substrate and the TFT.Type: GrantFiled: April 3, 2017Date of Patent: February 5, 2019Assignee: Japan Display Inc.Inventors: Yoshinori Ishii, Kazufumi Watabe, Isao Suzumura
-
Patent number: 10199418Abstract: A plurality of semiconductor photodetecting elements have a planar shape having a pair of first sides opposed to each other in a first direction and a pair of second sides being shorter than the pair of first sides and opposed to each other in a second direction perpendicular to the first direction, and are disposed on a base so as to be adjacent to each other in juxtaposition. A plurality of bump electrodes each are disposed on sides where the pair of first sides lie in each semiconductor photodetecting element, to electrically and mechanically connect the base to each semiconductor photodetecting element. A plurality of dummy bumps are disposed so that at least one dummy bump is disposed on each of sides where the pair of second sides lie in each semiconductor photodetecting element, to mechanically connect the base to each semiconductor photodetecting element.Type: GrantFiled: October 17, 2013Date of Patent: February 5, 2019Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Kenichi Sugimoto, Hiroya Kobayashi, Kentaro Maeta, Masaharu Muramatsu
-
Patent number: 10193010Abstract: A light emitting element includes: a light emitting part that is formed on a front surface side of a semi-insulating substrate; and a light receiving part that is formed on the front surface side, that shares a semiconductor layer with the light emitting part, and that receives light propagating in a lateral direction through the semiconductor layer from the light emitting part, wherein anode electrodes and cathode electrodes of the light emitting part and the light receiving part are formed on the front surface side in a state in which the anode electrodes are separated from each other and the cathode electrodes are separated from each other.Type: GrantFiled: April 28, 2017Date of Patent: January 29, 2019Assignee: FUJI XEROX CO., LTD.Inventors: Naoki Jogan, Jun Sakurai, Akemi Murakami, Takashi Kondo, Junichiro Hayakawa
-
Patent number: 10192793Abstract: According to one embodiment, a pattern formation method includes correcting, based on a relationship between a residual film thickness of an imprint pattern and a dimension of an etching pattern that is formed using an imprint pattern as a mask, the residual film thickness of the imprint pattern; and using the imprint pattern with the corrected residual film thickness as a mask to form an etching pattern with the corrected dimension.Type: GrantFiled: September 8, 2017Date of Patent: January 29, 2019Assignee: Toshiba Memory CorporationInventor: Yusaku Izawa
-
Patent number: 10192888Abstract: FinFET devices are provided wherein the current path is minimized and mostly limited to spacer regions before the channel carriers reach the metal contacts. The fins in the source/drain regions are metallized to increase the contact area and reduce contact resistance. Selective removal of semiconductor fins in the source/drain regions following source/drain epitaxy facilitates replacement thereof by the metallized fins. A spacer formed subsequent to source/drain epitaxy prevents the etching of extension/channel regions during semiconductor fin removal.Type: GrantFiled: April 17, 2017Date of Patent: January 29, 2019Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Pranita Kerber, Alexander Reznicek, Joshua M. Rubin
-
Patent number: 10186558Abstract: A display device in an embodiment according to the present invention includes a substrate, a plurality of wirings above the insulation surface, an interlayer insulation layer covering the plurality of wirings, a light emitting element above the interlayer insulation layer, a first inorganic insulation layer covering the light emitting element, a first detection electrode extending in a first direction above the first inorganic insulation layer, an organic insulation layer above the first inorganic insulation layer covering the first detection electrode, a second detection electrode extending in a second direction intersecting the first direction above the organic insulation layer, a second inorganic insulation layer above the organic insulation layer covering the second detection electrode, a first connection wiring electrically connecting the first detection electrode and one of the plurality of wirings, and a second connection wiring electrically connecting the second detection electrode and another one ofType: GrantFiled: August 21, 2017Date of Patent: January 22, 2019Assignee: Japan Display Inc.Inventors: Kenta Hiraga, Hajime Akimoto
-
Patent number: 10181492Abstract: A CMOS image sensor includes a substrate and at least one device isolation region in the substrate and defining first and second pixel regions and first and second active portions in each of the first and second pixel regions. A reset and select transistor gates are disposed in the first pixel region, while a source follower transistor gate is disposed in the second pixel region, such that pixels in the first and second pixel regions share the reset, select and source follower transistors. A length of the source follower transistor gate may be greater than lengths of the reset and selection transistor gates.Type: GrantFiled: August 6, 2015Date of Patent: January 15, 2019Assignee: Samsung Electronics Co., Ltd.Inventor: Hisanori Ihara
-
Patent number: 10177247Abstract: A precursor cell for a transistor having a foundation structure, a mask structure, and a gallium nitride (GaN) PN structure is provided. The mask structure is provided over the foundation structure to expose a first area of a top surface of the foundation structure. The GaN PN structure resides over the first area and at least a portion of the mask structure and has a continuous crystalline structure with no internal regrowth interfaces. The GaN PN structure comprises a drift region over the first area, a control region laterally adjacent the drift region, and a PN junction formed between the drift region and the control region. Since the drift region and the control region form the PN junction having no internal regrowth interfaces, the GaN PN structure has a continuous crystalline structure with reduced regrowth related defects at the interface of the drift region and the control region.Type: GrantFiled: August 21, 2017Date of Patent: January 8, 2019Assignee: Qorvo US, Inc.Inventors: Jinqiao Xie, Xing Gu, Edward A. Beam, III
-
Patent number: 10175206Abstract: Micromachined ultrasonic transducers integrated with complementary metal oxide semiconductor (CMOS) substrates are described, as well as methods of fabricating such devices. Fabrication may involve two separate wafer bonding steps. Wafer bonding may be used to fabricate sealed cavities in a substrate. Wafer bonding may also be used to bond the substrate to another substrate, such as a CMOS wafer. At least the second wafer bonding may be performed at a low temperature.Type: GrantFiled: August 29, 2017Date of Patent: January 8, 2019Assignee: Butterfly Network, Inc.Inventors: Jonathan M. Rothberg, Susan A. Alie, Keith G. Fife, Nevada J. Sanchez, Tyler S. Ralston
-
Patent number: 10177185Abstract: A method for forming a high dielectric constant (high-?) dielectric layer on a substrate including performing a pre-clean process on a surface of the substrate. A chloride precursor is introduced on the surface. An oxidant is introduced to the surface to form the high-? dielectric layer on the substrate. A chlorine concentration of the high-? dielectric layer is lower than about 8 atoms/cm3.Type: GrantFiled: November 6, 2015Date of Patent: January 8, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Han Tsai, Horng-Huei Tseng, Hsin-Chieh Huang, Chun-Hao Chou, Kuo-Cheng Lee, Yung-Lung Hsu, Yun-Wei Cheng
-
Patent number: 10163935Abstract: The present invention provides a thin film transistor, an array substrate and a display device. The thin film transistor comprises an active layer, a source electrode and a drain electrode. The active layer comprises a source electrode contact region and a drain electrode contact region, and a semiconductor channel region arranged between the source electrode contact region and the drain electrode contact region. A conductive layer is provided on the semiconductor channel region and is spaced apart from the source electrode and the drain electrode.Type: GrantFiled: December 15, 2014Date of Patent: December 25, 2018Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Hongfei Cheng, Yong Qiao, Jianbo Xian, Wenbo Li, Pan Li
-
Patent number: 10164108Abstract: A fin field effect transistor (FinFET) device structure and method for forming FinFET device structure are provided. The FinFET structure includes a substrate and an isolation structure formed on the substrate. The FinFET structure also includes a fin structure extending above the substrate, and the fin structure is embedded in the isolation structure. The FinFET structure further includes an epitaxial structure formed on the fin structure, the epitaxial structure has a pentagon-like shape, and an interface between the epitaxial structure and the fin structure is lower than a top surface of the isolation structure.Type: GrantFiled: October 17, 2014Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Zhe-Hao Zhang, Tung-Wen Cheng, Chang-Yin Chen, Che-Cheng Chang, Yung-Jung Chang
-
Patent number: 10164050Abstract: Structures and formation methods of a semiconductor device structure are provided. The semiconductor device structure includes a semiconductor substrate and a gate electrode over the semiconductor substrate. The semiconductor device structure also includes a source/drain structure adjacent to the gate electrode. The semiconductor device structure further includes a spacer element over a sidewall of the gate electrode, and the spacer element has an upper portion having a first exterior surface and a lower portion having a second exterior surface. Lateral distances between the first exterior surface and the sidewall of the gate electrode are substantially the same. Lateral distances between the second exterior surface and the sidewall of the gate electrode increase along a direction from a top of the lower portion towards the semiconductor substrate.Type: GrantFiled: July 16, 2015Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Bo-Feng Young, Che-Cheng Chang, Mu-Tsang Lin, Tung-Wen Cheng, Zhe-Hao Zhang
-
Patent number: 10163809Abstract: In some embodiments, an integrated circuit device includes a semiconductor substrate. An active area is disposed in the semiconductor substrate. A first guard ring is disposed in the semiconductor substrate and entirely surrounds the active area. The first guard ring has a first conductivity type. A via penetrates through the semiconductor substrate and is spaced apart from the active area such that the via is disposed outside of the first guard ring. A second guard ring is disposed in the semiconductor substrate and entirely surrounds the via and the first guard ring. The second guard ring has the first conductivity type and is disjoint from the first guard ring.Type: GrantFiled: November 18, 2015Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jaw-Juinn Horng, Chung-Peng Hsieh
-
Patent number: 10164084Abstract: A semiconductor device includes: an n+-type drain region made of a wide-bandgap semiconductor material; an n-type epitaxial layer provided on the top surface of the drain region; an n-type first semiconductor region provided at an upper portion of the epitaxial layer and having a higher impurity concentration than the epitaxial layer; an n-type second semiconductor region provided on the first semiconductor region and having a higher impurity concentration than the first semiconductor region; p-type base regions surrounding to include an upper portion in the middle of the second semiconductor region; n-type source regions provided at upper portions of the base regions to form a channel; and a gate electrode which controls a surface potentials of the channels.Type: GrantFiled: January 23, 2017Date of Patent: December 25, 2018Assignee: FUJI ELECTRIC CO., LTD.Inventor: Akimasa Kinoshita
-
Patent number: 10164109Abstract: A fin field effect transistor (FinFET) device structure and method for forming the FinFET device structure are provided. The FinFET structure includes a substrate, and the substrate includes a core region and an I/O region. The FinFET structure includes a first etched fin structure formed in the core region, and a second etched fin structure formed in the I/O region. The FinFET structure further includes a plurality of gate stack structures formed over the first etched fin structure and the second etched fin structure, and a width of the first etched fin structure is smaller than a width of the second etched fin structure.Type: GrantFiled: January 29, 2015Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Zhe-Hao Zhang, Tung-Wen Cheng, Che-Cheng Chang, Yung-Jung Chang
-
Patent number: 10164049Abstract: A structure and a formation method of a semiconductor device are provided. The semiconductor device includes a semiconductor substrate and a first gate electrode over the semiconductor substrate. The semiconductor device also includes a first gate dielectric layer between the first gate electrode and the semiconductor substrate. The semiconductor device further includes a second gate electrode over the semiconductor substrate. The second gate electrode has an upper portion and a lower portion between the upper portion and the semiconductor substrate, and the upper portion is wider than the lower portion. In addition, the semiconductor device includes a second gate dielectric layer between the second gate electrode and the semiconductor substrate.Type: GrantFiled: October 6, 2014Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che-Cheng Chang, Sheng-Chi Shih, Yi-Jen Chen
-
Patent number: 10164064Abstract: An integrated circuit structure includes a semiconductor substrate, insulation regions extending into the semiconductor substrate, with the insulation regions including first top surfaces and second top surfaces lower than the first top surfaces, a semiconductor fin over the first top surfaces of the insulation regions, a gate stack on a top surface and sidewalls of the semiconductor fin, and a source/drain region on a side of the gate stack. The source/drain region includes a first portion having opposite sidewalls that are substantially parallel to each other, with the first portion being lower than the first top surfaces and higher than the second top surfaces of the insulation regions, and a second portion over the first portion, with the second portion being wider than the first portion.Type: GrantFiled: May 15, 2017Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Tung Ying Lee
-
Patent number: 10164097Abstract: A semiconductor device includes a substrate, at least one first isolation structure, at least two second isolation structures, and a plurality of epitaxy structures. The substrate has a plurality of semiconductor fins therein. The first isolation structure is disposed between the semiconductor fins. The semiconductor fins are disposed between the second isolation structures, and the second isolation structures extend into the substrate further than the first isolation structure. The epitaxy structures are respectively disposed on the semiconductor fins. The epitaxy structures are separated from each other, and at least one of the epitaxy structures has a substantially round profile.Type: GrantFiled: September 11, 2015Date of Patent: December 25, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yen-Ru Lee, Chii-Horng Li, Heng-Wen Ting, Tzu-Hsiang Hsu, Chih-Yun Chin