Patents Examined by Thai T Vuong
-
Patent number: 9498142Abstract: One aspect relates to a method for producing a layered structure, including providing a substrate, forming a first layer onto at least part of the substrate, the first layer being a first polymer, and forming a second layer onto at least part of the first layer, the second layer being a second polymer. The substrate and the second layer are electrically conductive and the first layer is insulating or the substrate and the second layer are insulating and the first layer is electrically conductive. Forming each of the first and second layers includes forming such that each layer is no more than one tenth of the thickness of the substrate.Type: GrantFiled: July 3, 2014Date of Patent: November 22, 2016Assignee: Heraeus Deutschland GmbH & Co. KGInventors: Jami A. Hafiz, Stefan Schibli, Jens Troetzschel
-
Patent number: 9502289Abstract: Metallic layers can be selectively deposited on one surface of a substrate relative to a second surface of the substrate. In some embodiments, the metallic layers are selectively deposited on copper instead of insulating or dielectric materials. In some embodiments, a first precursor forms a layer on the first surface and is subsequently reacted or converted to form a metallic layer. The deposition temperature may be selected such that a selectivity of above about 50% or even about 90% is achieved.Type: GrantFiled: June 11, 2015Date of Patent: November 22, 2016Assignee: ASM INTERNATIONAL N.V.Inventors: Suvi P. Haukka, Antti Niskanen, Marko Tuominen
-
Patent number: 9490148Abstract: A structure comprises a substrate having a plateau region and a trench region, a reflecting layer formed over a top surface of the trench region, a first adhesion promoter layer formed over the reflecting layer, a bottom cladding layer deposited over the first adhesion promoter layer, a core layer formed over the bottom cladding layer and a top cladding layer formed over the core layer.Type: GrantFiled: September 27, 2012Date of Patent: November 8, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Hao Tseng, Ying-Hao Kuo, Kai-Feng Cheng, Hai-Ching Chen, Tien-I Bao
-
Patent number: 9466723Abstract: A method includes forming a placeholder source/drain contact structure above a semiconductor material. A conformal deposition process is performed to form a liner layer above the placeholder contact structure. A dielectric layer is formed above the liner layer. A first planarization process is performed to remove material of the dielectric layer and expose a first top surface of the liner layer above the placeholder contact structure. A first cap layer is formed above the dielectric layer. A second planarization process is performed to remove material of the first cap layer and the liner layer to expose a second top surface of the placeholder contact structure. The placeholder contact structure is removed to define a source/drain contact recess in the dielectric layer. The sidewalls of the dielectric layer in the source/drain contact recess are covered by the liner layer. A conductive material is formed in the contact recess.Type: GrantFiled: June 26, 2015Date of Patent: October 11, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Haigou Huang, Qiang Fang, Jin Ping Liu, Huang Liu
-
Patent number: 9455250Abstract: An electrical device including a plurality of fin structures. The plurality of fin structures including at least one decoupling fin and at least one semiconductor fin. The electrical device includes at least one semiconductor device including a channel region present in the at least one semiconductor fin, a gate structure present on the channel region of the at least one semiconductor fin, and source and drain regions present on source and drain region portion of the at least one semiconductor fin. The electrical device includes at least one decoupling capacitor including the decoupling fin structure as a first electrode of the decoupling capacitor, a node dielectric layer and a second electrode provided by the metal contact to the source and drain regions of the semiconductor fin structures. The decoupling capacitor is present underlying the power line to the semiconductor fin structures.Type: GrantFiled: June 30, 2015Date of Patent: September 27, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Ali Khakifirooz, Darsen D. Lu, Ghavam G. Shahidi
-
Patent number: 9452924Abstract: A method for fabricating a MEMS device includes providing a micro-electro-mechanical system (MEMS) substrate having a sacrificial layer on a first side, providing a carrier including a plurality of cavities, bonding the first side of the MEMS substrate on the carrier, forming a first bonding material layer on a second side of the MEMS substrate, applying a sacrificial layer removal process to the MEMS substrate, providing a semiconductor substrate including a second bonding material layer and bonding the semiconductor substrate on the second side of the MEMS substrate.Type: GrantFiled: October 12, 2012Date of Patent: September 27, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Hua Chu, Chun-Wen Cheng, Te-Hao Lee, Chung-Hsien Lin
-
Patent number: 9450109Abstract: A method for fabricating a MEMS device includes providing a micro-electro-mechanical system (MEMS) substrate having a sacrificial layer on a first side, providing a carrier including a plurality of cavities, bonding the first side of the MEMS substrate on the carrier, forming a first bonding material layer on a second side of the MEMS substrate, applying a sacrificial layer removal process to the MEMS substrate, providing a semiconductor substrate including a second bonding material layer and bonding the semiconductor substrate on the second side of the MEMS substrate.Type: GrantFiled: March 14, 2013Date of Patent: September 20, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Hua Chu, Chun-Wen Cheng, Te-Hao Lee, Chung-Hsien Lin
-
Patent number: 9443799Abstract: A lattice structure is formed in a non-silicon interposer substrate to create large cells that are multiples of through hole pitches to act as islands for dielectric fields. Each unit cell is then filled with a dielectric material. Thereafter, holes (i.e., through holes or blind holes) are created within the dielectric material in the cells. After hole formation, a conductive metal is formed into each of the holes providing an interposer. This method can enable fine pitch processing in organic-based materials, isolates the thermal coefficient of expansion (TCE) stress from metal vias to low TCE carriers and creates a path to high volume, low costs components in panel form.Type: GrantFiled: December 16, 2014Date of Patent: September 13, 2016Assignee: International Business Machines CorporationInventors: Jean Audet, Benjamin V. Fasano, Shidong Li
-
Patent number: 9425058Abstract: Methods of patterning a blanket layer (a target etch layer) on a substrate are described. The methods involve multiple patterning steps of a mask layer several layers above the target etch layer. The compound pattern, made from multiple patterning steps, is later transferred in one set of operations through the stack to save process steps.Type: GrantFiled: July 24, 2014Date of Patent: August 23, 2016Assignee: Applied Materials, Inc.Inventors: Hun Sang Kim, Jinhan Choi, Shinichi Koseki
-
Patent number: 9422155Abstract: A device includes a semiconductor substrate, and a capacitive sensor having a back-plate, wherein the back-plate forms a first capacitor plate of the capacitive sensor. The back-plate is a portion of the semiconductor substrate. A conductive membrane is spaced apart from the semiconductor substrate by an air-gap. A capacitance of the capacitive sensor is configured to change in response to a movement of the polysilicon membrane.Type: GrantFiled: April 21, 2015Date of Patent: August 23, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bruce C. S. Chou, Jung-Kuo Tu, Chen-Chih Fan
-
Patent number: 9374035Abstract: An oscillator with a differential structure which is formed in an integrated circuit, including: a first transistor and a second transistor in each of which a drain electrode, a gate electrode, and a source electrode are sequentially arranged, a drain of the first transistor is connected with a gate of the second transistor through a first wiring, a drain of the second transistor is connected with a gate of the first transistor through a second wiring, and a first end of a source of the first transistor and a first end of a source of the second transistor are connected through a third wiring, and a second end of the source of the first transistor and a second end of the source of the second transistor are connected through a fourth wiring.Type: GrantFiled: December 15, 2014Date of Patent: June 21, 2016Assignee: SOONGSIL UNIVERSITY RESEARCH CONSORTIUM TECHNO-PARKInventors: Mi Lim Lee, Chang Kun Park
-
Patent number: 9368574Abstract: A semiconductor device comprising a suspended semiconductor nanowire inner gate and outer gate. A first epitaxial dielectric layer surrounds a nanowire inner gate. The first epitaxial dielectric layer is surrounded by an epitaxial semiconductor channel. The epitaxial semiconductor channel surrounds a second dielectric layer. A gate conductor surrounds the second dielectric layer. The gate conductor is patterned into a gate line and defines a channel region overlapping the gate line. The semiconductor device contains source and drain regions adjacent to the gate line.Type: GrantFiled: October 28, 2015Date of Patent: June 14, 2016Assignee: International Business Machines CorporationInventors: Anirban Basu, Guy M. Cohen, Amlan Majumdar, Jeffrey W. Sleight
-
Patent number: 9334159Abstract: The invention relates to an integrated chip with an MEMS and an integrated circuit mounted therein and a method for manufacturing the same. The method includes the steps of: S1: providing a first chip, wherein the first chip comprises a first substrate, an MEMS component layer formed on the first substrate and comprising a first electrical bonding point disposed on MEMS the component layer; S2: providing a second chip with an IC integrated circuit, wherein the second chip comprises a second lead layer and a second electrical bonding point; S3: bonding the first electrical bonding point and the second electrical bonding point; S4: processing a thinning operation for the bottom surface of the first substrate; and S5: forming an electrical connection layer electrically connected to an external circuit on the bottom surface of the first substrate.Type: GrantFiled: October 11, 2013Date of Patent: May 10, 2016Assignee: MEMSENSING MICROSYSTEMS (SUZHOU, CHINA) CO., LTD.Inventors: Gang Li, Wei Hu, Jia-Xin Mei, Rui-Fen Zhuang
-
Patent number: 9324835Abstract: A method for manufacturing a MOSFET, including: performing ion implantation, via a shallow trench surrounding an active region in a semiconductor substrate, into a first sidewall of the active region and into a second sidewall of the active region opposite to the first sidewall to form a first heavily doped region in the first sidewall and a second heavily doped region in the second sidewall; filling the shallow trench with an insulating material, to form a shallow trench isolation; forming a gate stack and an insulating layer on the substrate, wherein the insulating layer surrounds and caps the gate stack; forming openings in the substrate using the shallow trench isolation, the first and second heavily doped regions, and the insulating layer as a hard mask; and epitaxially growing a semiconductor layer with a bottom surface and sidewalls of each of the openings as a seed layer.Type: GrantFiled: October 30, 2012Date of Patent: April 26, 2016Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Haizhou Yin, Huilong Zhu
-
Patent number: 9318606Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a substrate having isolation regions, a gate region, source and drain regions separated by the gate region, a first fin structure in a gate region. The first fin structure includes a first semiconductor material layer as a lower portion of the first fin structure, a semiconductor oxide layer as an outer portion of a middle portion of the first fin structure, the first semiconductor material layer as a center portion of the middle portion of the first fin structure and a second semiconductor material layer as an upper portion of the first fin structure. The semiconductor device also includes a source/drain feature over the substrate in the source/drain region between two adjacent isolation regions and a high-k (HK)/metal gate (MG) stack in the gate region, wrapping over a portion of the first fin structure.Type: GrantFiled: May 24, 2013Date of Patent: April 19, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Wang, Kuo-Cheng Ching, Gwan Sin Chang, Zhiqiang Wu
-
Patent number: 9312371Abstract: A structure, including a bipolar junction transistor and method of fabrication thereof, is provided herein. The bipolar junction transistor includes: a substrate including a substrate region having a first conductivity type; an emitter region over a first portion of the substrate region, the emitter region having a second conductivity type; a collector region over a second portion of the substrate region, the collector region having the second conductivity type; and, a base region overlie structure disposed over, in part, the substrate region. The base region overlie structure separates the emitter region from the collector region and aligns to a base region of the bipolar junction transistor within the substrate region, between the first portion and the second portion of the substrate region.Type: GrantFiled: July 24, 2014Date of Patent: April 12, 2016Assignee: GLOBALFOUNDRIES Inc.Inventor: Jagar Singh
-
Patent number: 9281238Abstract: A method for fabricating interlayer dielectric (ILD) layer is disclosed. The method includes the steps of first forming a first tensile dielectric layer on a substrate, and then forming a second tensile dielectric layer on the first tensile dielectric layer.Type: GrantFiled: July 11, 2014Date of Patent: March 8, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yu-Cheng Lin, Hui-Shen Shih
-
Patent number: 9273862Abstract: An LED light dedusting/cooling system includes a housing receiving therein a control member, a fan, a heat sink and an LED module. The fan and the LED module are respectively disposed on two opposite sides of the heat sink. The LED light dedusting/cooling system further includes a vibrator received in the housing and disposed on one side of the heat sink proximal to the fan and positioned between the heat sink and the fan. In operation, the vibrator can vibrate between the heat sink and the fan to shake (or shock) off the dust or alien articles attaching to the fan and the heat sink. Then, the fan operates to blow out the dust from the housing.Type: GrantFiled: July 2, 2014Date of Patent: March 1, 2016Assignee: Asia Vital Components Co., Ltd.Inventor: Xiao-Zhen Zeng
-
Patent number: 9269620Abstract: A bump manufacturing method may be provided. The bump manufacturing method may include forming a bump on an electrode pad included in a semiconductor device, and controlling a shape of the bump by reflowing the bump formed on the semiconductor device under an oxygen atmosphere.Type: GrantFiled: December 11, 2012Date of Patent: February 23, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Tae Ok, Hak Hwan Kim, Ho Sun Paek, Kwon Joong Kim
-
Patent number: 9263260Abstract: A semiconductor device comprising a suspended semiconductor nanowire inner gate and outer gate. A first epitaxial dielectric layer surrounds a nanowire inner gate. The first epitaxial dielectric layer is surrounded by an epitaxial semiconductor channel. The epitaxial semiconductor channel surrounds a second dielectric layer. A gate conductor surrounds the second dielectric layer. The gate conductor is patterned into a gate line and defines a channel region overlapping the gate line. The semiconductor device contains source and drain regions adjacent to the gate line.Type: GrantFiled: December 16, 2014Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Anirban Basu, Guy M. Cohen, Amlan Majumdar, Jeffrey W. Sleight