Patents Examined by Thai T Vuong
-
Patent number: 9054338Abstract: Embodiments of the present disclosure include organic light emitting diode (OLED) devices having hollow objects configured to scatter otherwise trapped light out of the device, thereby improving the performance of the device. The hollow objects are dispersed in one or more organic layers of the OLED device. The hollow objects may have a similar refractive index to that of air, such that visible light emitted by the emissive layer may contact the hollow objects in the OLED device and may be scattered out of the device. In some embodiments, the hollow objects may be spherical or tubular, and may be sized to be larger than the visible light wavelength spectrum.Type: GrantFiled: September 30, 2011Date of Patent: June 9, 2015Assignee: General Electric CompanyInventors: Christian Maria Anton Heller, Matthew David Butts, Joseph John Shiang, Jie Jerry Liu, Kevin Henry Janora
-
Patent number: 9029183Abstract: Methods and apparatus for packaging a backside illuminated (BSI) image sensor or a BSI sensor device with an application specific integrated circuit (ASIC) are disclosed. A bond pad array may be formed in a bond pad area of a BSI sensor where the bond pad array comprises a plurality of bond pads electrically interconnected, wherein each bond pad of the bond pad array is of a small size which can reduce the dishing effect of a big bond pad. The plurality of bond pads of a bond pad array may be interconnected at the same layer of the pad or at a different metal layer. The BSI sensor may be bonded to an ASIC in a face-to-face fashion where the bond pad arrays are aligned and bonded together.Type: GrantFiled: March 11, 2014Date of Patent: May 12, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Szu-Ying Chen, Tzu-Jui Wang, Dun-Nian Yaung, Jen-Cheng Liu
-
Patent number: 9023729Abstract: A method of growth and transfer of epitaxial structures from semiconductor crystalline substrate(s) to an assembly substrate. Using this method, the assembly substrate encloses one or more semiconductor materials and defines a wafer size that is equal to or larger than the semiconductor crystalline substrate for further wafer processing. The process also provides a unique platform for heterogeneous integration of diverse material systems and device technologies onto one single substrate.Type: GrantFiled: December 21, 2012Date of Patent: May 5, 2015Assignee: Athenaeum, LLCInventor: Eric Ting-Shan Pan
-
Patent number: 9012291Abstract: The present invention discloses a bipolar transistor with an embedded epitaxial external base region, which is designed to solve the problem of the TED effect with the prior art structures. The bipolar transistor with an embedded epitaxial external base region of the present invention comprises at least a collector region, a base region and an external base region on the collector region, an emitter on the base region, and sidewalls at both sides of the emitter. The external base region is grown through an in-situ doping selective epitaxy process and is embedded in the collector region. A portion of the external base region is located beneath the sidewalls. The present invention discloses a method of forming a bipolar transistor with an embedded epitaxial external base region.Type: GrantFiled: July 18, 2014Date of Patent: April 21, 2015Assignee: Tsinghua UniversityInventors: Yu-dong Wang, Jun Fu, Jie Cui, Yue Zhao, Zhi-hong Liu, Wei Zhang, Gao-qing Li, Zheng-li Wu, Ping Xu
-
Patent number: 9006065Abstract: In plasma doping a non-planar semiconductor device, a substrate having a non-planar semiconductor body formed thereon is obtained. The substrate having the non-planar semiconductor body may be placed into a chamber. A plasma may be formed in the chamber and the plasma may contain dopant ions. A first bias voltage may be generated to implant dopant ions into a region of the non-planar semiconductor body. A second bias voltage may be generated to implant dopant ions into the same region. In one example, the first bias voltage and the second bias voltage may be different.Type: GrantFiled: October 9, 2012Date of Patent: April 14, 2015Assignee: Advanced Ion Beam Technology, Inc.Inventors: Tzu-Shih Yen, Daniel Tang, Tsungnan Cheng
-
Patent number: 8987738Abstract: A photoelectric conversion device with improved electric characteristics is provided. The photoelectric conversion device has a structure in which a window layer is formed by a stack of a first silicon semiconductor layer and a second silicon semiconductor layer, and the second silicon semiconductor layer has high carrier concentration than the first silicon semiconductor layer and has an opening. Light irradiation is performed on the first silicon semiconductor layer through the opening without passing through the second silicon semiconductor layer; thus, light absorption loss in the window layer can be reduced.Type: GrantFiled: September 27, 2012Date of Patent: March 24, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takashi Hirose, Naoto Kusumoto
-
Patent number: 8952489Abstract: A semiconductor package includes a semiconductor chip, an inductor applied to the semiconductor chip. The inductor includes at least one winding. A space within the at least one winding is filled with a magnetic material.Type: GrantFiled: October 9, 2012Date of Patent: February 10, 2015Assignee: Infineon Technologies AGInventors: Klaus Elian, Jens Pohl, Horst Theuss, Renate Hofmann, Alexander Glas, Carsten Ahrens
-
Patent number: 8946035Abstract: A replacement channel and a method for forming the same in a semiconductor device are provided. A channel area is defined in a substrate which is a surface of a semiconductor wafer or a structure such as a fin formed over the wafer. Portions of the channel region are removed and are replaced with a replacement channel material formed by an epitaxial growth/deposition process to include a first dopant concentration level less than a first dopant concentration level. A subsequent doping operation or operations is then used to boost the average dopant concentration to a level greater than the first dopant concentration level. The replacement channel material is formed to include a gradient in which the upper portion of the replacement channel material has a greater dopant concentration than the lower portion of replacement channel material.Type: GrantFiled: September 27, 2012Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Lien Huang, Ming-Huan Tsai, Clement Hsingjen Wann
-
Patent number: 8946665Abstract: A semiconductor device includes a plurality of first insulating layers and a plurality of second layers alternately and vertically stacked on a substrate. Each of the plurality of second layers includes a horizontal electrode horizontally separated by a second insulating layer. A contact plug penetrates the plurality of first insulating layers and the second insulating layer of the plurality of second layers.Type: GrantFiled: July 10, 2013Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sunil Shim, Wonseok Cho, Woonkyung Lee
-
Patent number: 8946025Abstract: A method for forming a thin film according to an exemplary embodiment of the present invention includes forming the thin film at a power density in the range of approximately 1.5 to approximately 3 W/cm2 and at a pressure of an inert gas that is in the range of approximately 0.2 to approximately 0.3 Pa. This process results in an amorphous metal thin film barrier layer that prevents undesired diffusion from adjacent layers, even when this barrier layer is thinner than many conventional barrier layers.Type: GrantFiled: February 3, 2011Date of Patent: February 3, 2015Assignee: Samsung Display Co., Ltd.Inventors: Byeong-Beom Kim, Je-Hyeong Park, Jae-Hyoung Youn, Jean-Ho Song, Jong-In Kim
-
Patent number: 8941249Abstract: A multi-die package includes a first semiconductor die and a second semiconductor die each having an upper surface with a plurality of bond pads positioned thereon. The multi-die package also includes a plurality of bonding wires each coupling one of the bond pads on the upper surface of the first semiconductor die to a corresponding one of the bond pads on the upper surface of the second semiconductor die. A bonding wire of the plurality of bonding wires includes a first portion extending upward from one of the second plurality of bond pads substantially along a z-axis and curving outward substantially along x and y axes in a direction towards the first semiconductor die. The bonding wire also includes a second portion coupled to the first portion and extending from the first portion downward to one of the first plurality of bond pads on the upper surface of the first semiconductor die.Type: GrantFiled: July 16, 2013Date of Patent: January 27, 2015Assignee: Carsem (M) SDN, BHD.Inventors: Liew Siew Har, Law Wai Ling
-
Patent number: 8933438Abstract: A photodiode may include an anode, a cathode, a photoelectric conversion layer between the anode and the cathode, and a buffer layer between the photoelectric conversion layer and the anode. The buffer layer may have a dual-layered structure including an organic layer and an inorganic layer.Type: GrantFiled: May 1, 2012Date of Patent: January 13, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Seok Leem, Kyu Sik Kim, Kyung Bae Park, Kwang Hee Lee, Seon-Jeong Lim
-
Patent number: 8932905Abstract: A method and apparatus for forming an organic semiconductor circuit. A circuit printer is positioned relative to a location on a surface of a composite structure. A number of organic materials is deposited in a pattern on the surface of the composite structure at the location to form the organic semiconductor circuit on the surface of the composite structure at the location.Type: GrantFiled: October 9, 2012Date of Patent: January 13, 2015Assignee: The Boeing CompanyInventor: Morteza Safai
-
Patent number: 8901690Abstract: A semiconductor structure for photon detection, comprising a substrate composed of a semiconductor material having a first doping, a contact region fitted at the frontside of the substrate, a bias layer composed of a semiconductor material having a second doping, which is arranged on the backside of the substrate at a distance from the contact region, wherein the contact region at least partly lies opposite the bias layer, such that an overlap region is present in a lateral direction, a guard ring, which is arranged at the frontside of the substrate and surrounds the contact region, wherein a reverse voltage can be applied between the contact region and the guard ring. In order to enable more cost-effective production, the overlap region has a lateral extent amounting to at least one quarter of the distance between contact region and bias layer.Type: GrantFiled: July 18, 2012Date of Patent: December 2, 2014Assignee: ESPROS Photonics AGInventors: Martin Popp, Beat De Coi, Marco Annese
-
Patent number: 8889478Abstract: Provided is a method for manufacturing a variable resistance nonvolatile semiconductor memory element, and a nonvolatile semiconductor memory element which make it possible to operate at a low voltage and high speed when initial breakdown is caused, and exhibit favorable diode element characteristics. The method for manufacturing the nonvolatile semiconductor memory element includes, after forming a top electrode of a variable resistance element and at least before forming a top electrode of an MSM diode element, oxidizing to insulate a portion of a variable resistance film in a region around an end face of a variable resistance layer.Type: GrantFiled: November 18, 2011Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Takumi Mikawa, Yukio Hayakawa, Yoshio Kawashima, Takeki Ninomiya
-
Patent number: 8890264Abstract: A high-k gate dielectric interface with a group III-V semiconductor surface of a non-planar transistor channel region is non-directionally doped with nitrogen. In nanowire embodiments, a non-directional nitrogen doping of a high-k gate dielectric interface is performed before or concurrently with a conformal gate electrode deposition through exposure of the gate dielectric to liquid, vapor, gaseous, plasma, or solid state sources of nitrogen. In embodiments, a gate electrode metal is conformally deposited over the gate dielectric and an anneal is performed to uniformly accumulate nitrogen within the gate dielectric along the non-planar III-V semiconductor interface.Type: GrantFiled: September 26, 2012Date of Patent: November 18, 2014Assignee: Intel CorporationInventors: Gilbert Dewey, Robert S. Chau, Marko Radosavljevic, Han Wui Then, Scott B. Clendenning, Ravi Pillarisetty
-
Patent number: 8884308Abstract: A high electron mobility transistor (HEMT) includes a silicon substrate, an unintentionally doped gallium nitride (UID GaN) layer over the silicon substrate. The HEMT further includes a donor-supply layer over the UID GaN layer, a gate structure, a drain, and a source over the donor-supply layer. The HEMT further includes a dielectric layer having one or more dielectric plug portions in the donor-supply layer and top portions between the gate structure and the drain over the donor-supply layer. A method for making the HEMT is also provided.Type: GrantFiled: October 12, 2012Date of Patent: November 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Ju Yu, Chih-Wen Hsiung, Fu-Wei Yao, Chun-Wei Hsu, King-Yuen Wong, Jiun-Lei Jerry Yu, Fu-Chih Yang
-
Patent number: 8872156Abstract: A group III nitride semiconductor light emitting device includes an n-type cladding layer and a p-type cladding layer on a primary surface of a substrate, the c-axes of which tilt relative to the normal axis of the primary surface of the substrate. The p-type cladding layer is doped with a p-type dopant providing an acceptor level, and the p-type cladding layer contains an n-type impurity providing a donor level. An active layer is disposed between the n-type cladding layer and the p-type cladding layer. The concentration of the p-type dopant is greater than that of the n-type impurity. The difference (E(BAND)?E(DAP)) between the energy E(BAND) of a band-edge emission peak value in the photoluminescence spectrum of the p-type cladding layer and the energy E(DAP) of a donor-acceptor pair emission peak value in the photoluminescence spectrum is not more than 0.42 electron volts.Type: GrantFiled: April 23, 2012Date of Patent: October 28, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takumi Yonemura, Takashi Kyono, Yohei Enya
-
Patent number: 8872312Abstract: An integrated circuit structure includes a substrate, a photosensitive molding on a first side of the substrate, a via formed in the molding, and a conformable metallic layer deposited over the first side of the substrate and in the via. A through via may be formed through the substrate aligned with the via in the molding with an electrically conductive liner deposited in the through via in electrical contact with the conformable metallic layer. The integrated circuit structure may further include a connector element such as a solder ball on an end of the through via on a second side of the substrate opposite the first side. The integrated circuit structure may further include a die on the first side of the substrate in electrical contact with another through via or with a redistribution layer.Type: GrantFiled: September 30, 2011Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuei-Tang Wang, Der-Chyang Yeh
-
Patent number: 8872301Abstract: The presented principles describe an apparatus and method of making the same, the apparatus being a semiconductor circuit device, having shallow trench isolation features bounding an active area and a periphery area on a semiconductor substrate to electrically isolate structures in the active area from structures in the periphery area. The shallow trench isolation feature bounding the active area is shallower than the shallow trench isolation feature bounding the periphery area, with the periphery area shallow trench isolation structure being formed through two or more etching steps.Type: GrantFiled: April 24, 2012Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Yang Hung, Po-Zen Chen, Szu-Hung Yang, Chih-Cherng Jeng, Chih-Kang Chao, I-I Cheng