Patents Examined by Trung Dang
  • Patent number: 7888807
    Abstract: For electrically connecting a wiring formed on one surface of an insulating substrate such as an FPC to an individual electrode arranged facing the other surface of the substrate, firstly, a through hole and a notch are formed by irradiating a laser beam from above onto the FPC. Next, the FPC is arranged to be positioned such that the individual electrode, the through hole and the notch are overlapped in a plan view. Next, an electroconductive liquid droplet having a diameter greater than a width of the notch is jetted, toward an area formed with the notch, from the one surface side of the FPC. The landed electroconductive liquid droplet flows along the notch in a thickness direction of the substrate due to an action of a capillary force and reaches assuredly to the individual electrode, thereby electrically connecting the wiring and electrode arranged sandwiching the insulating substrate assuredly.
    Type: Grant
    Filed: July 19, 2010
    Date of Patent: February 15, 2011
    Assignee: Brother Kogyo Kabushiki Kaisha
    Inventor: Hiroto Sugahara
  • Patent number: 7884428
    Abstract: A semiconductor device includes an Nch transistor having a first gate electrode and a Pch transistor having a second gate electrode. The first gate electrode and the second gate electrode are made of materials causing stresses of different magnitudes.
    Type: Grant
    Filed: April 3, 2008
    Date of Patent: February 8, 2011
    Assignee: Panasonic Corporation
    Inventors: Yoichi Yoshida, Kenshi Kanegae
  • Patent number: 7880244
    Abstract: An electronics package has a wafer level chip scale package (WLCSP) die substrate containing electronic circuits. Through-silicon vias through the die substrate electrically connect the electronic circuits to the bottom surface of the die substrate. A package sensor is coupled to the die substrate for sensing an environmental parameter. A protective encapsulant layer covers the top surface of the die substrate. A sensor aperture over the package sensor provides access for the package sensor to the environmental parameter.
    Type: Grant
    Filed: April 14, 2009
    Date of Patent: February 1, 2011
    Assignee: Analog Devices, Inc.
    Inventor: Oliver Kierse
  • Patent number: 7879648
    Abstract: A fabrication method for a high pin count chip package is provided herein. First, a lead frame is provided, wherein the lead frame has a chip carrier and a plurality of first lead pins configured around the chip carrier. A first channel is formed on the first lead pins to define a first contact portions and a second contact portion. A die mounting process, a wire bonding process, and a molding process are performed in turn, wherein the molding compound is utilized to encapsulate the chip, the wires, and the first channel. After that, a backside sawing process is performed to electrically isolate the first contact portions and the second contact portions. The present invention achieves high pin count chip package without changing the appearance and size of product and the reasonable width limitation of the lead pins.
    Type: Grant
    Filed: January 15, 2010
    Date of Patent: February 1, 2011
    Assignee: Powertech Technology Inc.
    Inventors: Hsing-Der Chung, Hung-Hsin Hsu
  • Patent number: 7875892
    Abstract: A light-emitting device used in a linear array of a plurality of them includes a semiconductor light-emitting element, a substrate on which the semiconductor light-emitting element is mounted, and a light-transmitting sealing resin formed on the front surface of the substrate to seal the semiconductor light-emitting element. Of each of the peripheral edge surfaces of the substrate and the sealing resin, at least one side surface that faces in the direction of the array is inclined in the array direction.
    Type: Grant
    Filed: March 27, 2009
    Date of Patent: January 25, 2011
    Assignee: Citizen Electronics Co., Ltd
    Inventors: Akira Onikiri, Daisaku Okuwaki, Naoya Kashiwagi
  • Patent number: 7875924
    Abstract: An embedded flash memory device and a method for fabricating the same which reduces the size of a memory device using logic CMOS fabricating processes and enhancing a coupling ratio of the memory device. The flash memory device includes a coupling oxide layer on an active area of a semiconductor substrate, a first control gate formed on and/or over the coupling oxide layer and a second control gate formed on and/or over and enclosing lateral sidewalls of the coupling oxide layer and the first control gate.
    Type: Grant
    Filed: September 4, 2008
    Date of Patent: January 25, 2011
    Assignee: Dongbu HiTek Co., Ltd.
    Inventor: Yong-Jun Lee
  • Patent number: 7875984
    Abstract: A compliant bonding structure is disposed between a semiconductor light emitting device and a mount. When the semiconductor light emitting device is attached to the mount, for example by providing pressure, heat, and/or ultrasonic energy to the semiconductor light emitting device, the compliant bonding structure collapses to partially fill a space between the semiconductor light emitting device and the mount. In some embodiments, the compliant bonding structure is plurality of metal bumps that undergo plastic deformation during bonding. In some embodiments, the compliant bonding structure is a porous metal layer.
    Type: Grant
    Filed: March 4, 2009
    Date of Patent: January 25, 2011
    Assignees: Koninklijke Philips Electronics N.V., Philips Lumileds Lighting Company, LLC
    Inventors: John E. Epler, Michael R. Krames, James G. Neff
  • Patent number: 7875493
    Abstract: A memory cell device includes a memory cell access layer, a dielectric material over the memory cell access layer, a memory material structure within the dielectric material, and a top electrode in electrical contact with the memory material structure. The memory material structure has upper and lower memory material portions and a memory material element therebetween. The lower memory material layer is in electrical contact with a bottom electrode. The lower memory material layer has an average lateral dimension. The memory material element defines an electrical property state change region therein and has a minimum lateral dimension which is substantially less than the average lateral dimension. In some examples the memory material element is a tapered structure with the electrical property state change region at the junction of the memory material element and the lower memory material layer.
    Type: Grant
    Filed: August 9, 2010
    Date of Patent: January 25, 2011
    Assignee: Macronix International Co., Ltd.
    Inventor: Hsiang-Lan Lung
  • Patent number: 7868433
    Abstract: The present invention relates to methods and arrangements for forming a low stress cavity package. Particular methods may be performed with existing packaging equipment. In one such method, a leadframe laminated with adhesive film is provided. Integrated circuit dice are connected to the leadframe by reflowing solder between bond pads on the active surface of each die and the leadframe. A viscous thermosetting material is dispensed around the periphery of the active surface of each die. The thermosetting material fills gaps between the solder joint connections and the adhesive film. As a result, the thermosetting material, solder joint connections, each integrated circuit die and the adhesive film define and seal a protective cavity between the active surface of the die and the adhesive film. Portions of each die, leads, solder joint connections and adhesive film are encapsulated with a molding material that is prevented from entering the sealed cavity.
    Type: Grant
    Filed: August 29, 2008
    Date of Patent: January 11, 2011
    Assignee: National Semiconductor Corporation
    Inventors: Peng Soon Lim, Shee Min Yeong, You Chye How
  • Patent number: 7868364
    Abstract: Embodiments relate to and image sensor. In embodiments, the image sensor may include a semiconductor substrate, a photodiode region, a gate electrode, a dummy gate, and an interlayer dielectric layer. The semiconductor substrate includes a field oxide layer. The photodiode region may be formed on the semiconductor substrate. The gate electrode may be formed on the semiconductor substrate. The dummy gate may be formed on the field oxide layer. The interlayer dielectric layer may be formed on one side of the dummy gate and includes an opening exposing the photodiode region.
    Type: Grant
    Filed: June 18, 2009
    Date of Patent: January 11, 2011
    Assignee: Dongbu HiTek Co., Ltd.
    Inventor: Young Sik Kim
  • Patent number: 7867901
    Abstract: A method for forming silicide in a semiconductor device includes simultaneously performing a cleaning process and an etching process to remove a silicide metal layer if an excessive delay in time lapses after forming the silicide metal layer. This may prevent the occurrence of liquid marks due to an oxidation reaction at an interface of the semiconductor substrate in contact with the silicide metal layer, thereby preventing silicide defects due to the excessive delay.
    Type: Grant
    Filed: July 1, 2009
    Date of Patent: January 11, 2011
    Assignee: Dongbu HiTek Co., Ltd.
    Inventor: Kyoung-Hwa Jung
  • Patent number: 7867826
    Abstract: A semiconductor device includes a semiconductor substrate having an integrated circuit and at least one connection pad, and at least one external connection electrode electrically connected with the connection pad. A first sealing material is provided on the semiconductor substrate around the external connection electrode, each impurity concentration of an Na ion, a K ion, a Ca ion and Cl ion contained in the first sealing material being not greater than 10 ppm. A second sealing material is provided on at least one of a lower surface and a peripheral side surface of the semiconductor substrate, a total impurity concentration of an Na ion, a K ion, a Ca ion and a Cl ion contained in the second sealing material being not smaller than 100 ppm.
    Type: Grant
    Filed: July 17, 2008
    Date of Patent: January 11, 2011
    Assignee: Casio Computer Co., Ltd.
    Inventors: Takeshi Wakabayashi, Ichiro Mihara
  • Patent number: 7863599
    Abstract: A light emitting diode (LED) has an n-type semiconductor layer, an active layer, a p-type semiconductor layer, and a transparent electrode layer. The LED includes a tunnel layer interposed between the p-type semiconductor layer and the transparent electrode layer, an opening arranged in the transparent electrode layer so that the tunnel layer is exposed, a distributed Bragg reflector (DBR) arranged in the opening, and an electrode pad arranged on the transparent electrode layer to cover the DBR in the opening.
    Type: Grant
    Filed: September 3, 2008
    Date of Patent: January 4, 2011
    Assignee: Seoul Opto Device Co., Ltd.
    Inventors: Hwa Mok Kim, Dae Won Kim, Dae Sung Kal
  • Patent number: 7858990
    Abstract: A graphene-based device is formed with a trench in one or more layers of material, a graphene layer within the trench, and a device structure on the graphene layer and within the trench. Fabrication techniques includes forming a trench defined by one or more layers of material, forming a graphene layer within the trench, and forming a device structure on the graphene layer and within the trench.
    Type: Grant
    Filed: August 29, 2008
    Date of Patent: December 28, 2010
    Assignee: Advanced Micro Devices, Inc.
    Inventors: An Chen, Zoran Krivokapic
  • Patent number: 7859098
    Abstract: An embedded integrated circuit package system is provided forming a first conductive pattern on a first structure, connecting a first integrated circuit die on the first conductive pattern, forming a substrate forming encapsulation to cover the first integrated circuit die and the first conductive pattern, forming a channel in the substrate forming encapsulation, and applying a conductive material in the channel.
    Type: Grant
    Filed: April 19, 2006
    Date of Patent: December 28, 2010
    Assignee: Stats Chippac Ltd.
    Inventors: You Yang Ong, Dioscoro A. Merilo, Seng Guan Chow
  • Patent number: 7858989
    Abstract: A graphene-based device is formed with a substrate having a trench therein, a device structure on the substrate and within the trench, a graphene layer over the device structure, and a protective layer over the graphene layer. Fabrication techniques include forming a trench in a substrate, forming a device structure within the trench, forming a graphene layer over the device structure, and forming a protective layer over the graphene layer.
    Type: Grant
    Filed: August 29, 2008
    Date of Patent: December 28, 2010
    Assignee: GLOBALFOUNDRIES Inc.
    Inventors: An Chen, Zoran Krivokapic
  • Patent number: 7855090
    Abstract: A test circuit for, and method of, determining electrical properties of an underlying interconnect layer and an overlying interconnect layer of an integrated circuit (IC) and an IC incorporating the test circuit or the method. In one embodiment, the test circuit includes a gate chain having a ring path and a stage. In one embodiment, the stage includes: (1) a underlying test segment in the underlying interconnect layer, (2) a overlying test segment in the overlying interconnect layer and (3) logic circuitry activatible after formation of the underlying interconnect layer and before formation of the overlying interconnect layer to place the underlying test segment in the ring path and further activatible after the formation of the overlying interconnect layer to substitute the overlying test segment for the underlying test segment in the ring path.
    Type: Grant
    Filed: August 4, 2010
    Date of Patent: December 21, 2010
    Assignee: Texas Instruments Incorporated
    Inventors: Makarand R. Kulkarni, Andrew Marshall
  • Patent number: 7855400
    Abstract: A semiconductor light detecting element having a mesa structure comprises: a first semiconductor layer having n-type conductivity located on a semiconductor substrate, a light absorbing layer located on the first semiconductor layer, and a second semiconductor layer located on the light absorbing layer; a burying layer burying peripheries of the light absorbing layer and the second semiconductor layer. The burying layer has a band gap larger than the band gap of the light absorbing layer. The second semiconductor layer has a first region having p-type conductivity, and a second region having i-type or n-type conductivity and located between the first region and the burying layer.
    Type: Grant
    Filed: April 20, 2009
    Date of Patent: December 21, 2010
    Assignee: Mitsubishi Electric Corporation
    Inventors: Masaharu Nakaji, Eitaro Ishimura
  • Patent number: 7855093
    Abstract: A method of manufacturing semiconductor laser device capable of reducing ?L, with manufacturing restrictions satisfied, is provided. In a distributed-feedback or distributed-reflective semiconductor laser device, immediately before burying regrowth of a diffraction grating, halogen-based gas is introduced to a reactor, and etching is performed on the diffraction grating so that each side wall has at least two or more crystal faces and a ratio of length of an upper side in a waveguide direction to a bottom side parallel to a (100) surface is 0 to 0.3. And, a reactive product formed on side surfaces of the diffraction grating and in trench portions between stripes of the diffraction grating at an increase of temperature for regrowth is removed. Therefore, the diffraction grating with reduced height and a sine wave shape is obtained, thereby ?L of the device is reduced. Thus, an oscillation threshold and optical output efficiency can be improved.
    Type: Grant
    Filed: October 2, 2009
    Date of Patent: December 21, 2010
    Assignee: Opnext Japan, Inc.
    Inventors: Kaoru Okamoto, Ryu Washino, Kazuhiro Komatsu, Yasushi Sakuma
  • Patent number: 7851803
    Abstract: A semiconductor device includes a substrate and a channel region which is formed above the substrate by printing, wherein a relationship L?2a is satisfied where L is a channel length of the channel region and a is a minimum dimension among pattern dimensions and inter-pattern dimensions in the same layer as patterns that define the channel length L; and a relationship W?2b is satisfied where W is a channel width of the channel region and b is a minimum dimension among pattern dimensions and inter-pattern dimensions in the same layer as a pattern that defines the channel width W.
    Type: Grant
    Filed: April 6, 2009
    Date of Patent: December 14, 2010
    Assignee: FUJIFILM Corporation
    Inventors: Atsushi Tanaka, Ken-Ichi Umeda, Kohei Higashi, Maki Nangu