Patents Examined by Walter H Swanson
-
Patent number: 10991665Abstract: A semiconductor package and a packaged electronic device are described. The semiconductor package has a foundation layer and a planar filtering circuit. The circuit is formed in the foundation layer to provide EMI/RFI mitigation. The circuit has one or more conductive traces that are patterned to form an equivalent circuit of inductors and capacitors. The one or more conductive traces include planar metal shapes, such as meanders, loops, inter-digital fingers, and patterned shapes, to reduce the z-height of the package. The packaged electronic device has a semiconductor die, a foundation layer, a motherboard, a package, and the circuit. The circuit removes undesirable interferences generated from the semiconductor die. The circuit has a z-height that is less than a z-height of solder balls used to attach the foundation layer to the motherboard. A method of forming a planar filtering circuit in a foundation layer is also described.Type: GrantFiled: September 29, 2016Date of Patent: April 27, 2021Assignee: Intel CorporationInventors: Hao-Han Hsu, Dong-Ho Han, Steven C. Wachtman, Ryan K. Kuhlmann
-
Patent number: 10985276Abstract: A method for manufacturing a semiconductor device includes providing a semiconductor structure having a semiconductor substrate and a gate structure on the semiconductor substrate. The gate structure includes a gate dielectric layer on the semiconductor substrate, a gate on the gate dielectric layer, and a spacer layer on opposite sides of the gate. The method also includes etching the semiconductor substrate to form first and second recesses, etching a portion of the spacer layer to expose a surface portion of the semiconductor substrate, and forming a source filling the first recess and a drain filling the second recess. The source (drain) includes a first source (drain) portion in the first (second) recess and a second source (drain) portion on the first source (drain) portion. The second source portion or the second drain portion covers the exposed surface portion of the semiconductor substrate.Type: GrantFiled: September 3, 2019Date of Patent: April 20, 2021Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Meng Zhao
-
Patent number: 10950621Abstract: A semiconductor wafer according to the present embodiment includes a plurality of semiconductor chip regions and a division region. The plurality of semiconductor chip regions have a semiconductor element. The division region is provided between the semiconductor chip regions adjacent to each other. A first stacked body is provided on the division region. The first stacked body is configured with a plurality of first material films and a plurality of second material films alternately stacked.Type: GrantFiled: February 26, 2019Date of Patent: March 16, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takanobu Ono, Yusuke Dohmae
-
Patent number: 10937650Abstract: Methods of in situ fabrication and formation of horizontal nanowires for a semiconductor device employ non-catalytic selective area epitaxial growth to selectively grow a semiconductor material in a selective area opening of predefined asymmetrical geometry. The selective area opening is defined in a dielectric layer to expose a semiconductor layer underlying the dielectric layer. The non-catalytic selective area epitaxial growth is performed at a growth temperature sufficient to also in situ form a linear stress crack of nanoscale width that is nucleated from a location in a vicinity of the selective area opening and that propagates in a uniform direction along a crystal plane of the semiconductor layer in both the semiconductor layer and the dielectric layer as a linear nanogap template. The semiconductor material is further selectively grown to fill the linear nanogap template to in situ form the nanowire that is uniformly linear.Type: GrantFiled: November 6, 2019Date of Patent: March 2, 2021Assignee: HRL Laboratories, LLCInventors: Danny M. Kim, Rongming Chu, Yu Cao, Thaddeus D. Ladd
-
Patent number: 10937838Abstract: An OLED display device includes a substrate including a display region and a pad region, a display structure in the display region on the substrate, and a pad electrode structure in the pad region on the substrate, the pad electrode structure having a first pad electrode on the substrate, a first insulation layer covering opposite lateral portions of the first pad electrode and exposing a portion of an upper surface of the first pad electrode, a second pad electrode on the first pad electrode and on the first insulation layer, the second pad electrode having a step portion where the first pad electrode and the first insulation layer are overlapped, and a third pad electrode on the second pad electrode and on the first insulation layer, the third electrode covering the second pad electrode.Type: GrantFiled: August 2, 2019Date of Patent: March 2, 2021Assignee: Samsung Display Co., Ltd.Inventors: Jin-Seock Kim, Jong-Hee Park, Bong-Won Lee, Seung-Bae Kang, Sang-Gab Kim, Jeong-Min Park, Hyun-Eok Shin
-
Patent number: 10923488Abstract: According to one embodiment, a semiconductor device includes a stacked body, a columnar portion, a first charge storage portion, and a second charge storage portion. The stacked body includes a plurality of electrode layers stacked in a first direction. The plurality of electrode layers includes a first electrode layer, and a second electrode layer. The columnar portion extends in the first direction in the stacked body. The first charge storage portion provides between the first electrode layer and the columnar portion. The second charge storage portion provides between the second electrode layer and the columnar portion. A first thickness in a second direction intersecting the first direction of the first charge storage portion between the first electrode layer and the columnar portion is thicker than a second thickness in the second direction of the second charge storage portion between the second electrode layer and the columnar portion.Type: GrantFiled: December 9, 2019Date of Patent: February 16, 2021Assignee: Toshiba Memory CorporationInventor: Wataru Sakamoto
-
Patent number: 10923415Abstract: Semiconductor packages that mitigate warpage and/or other types or mechanical deformation of package substrates are provided. In some embodiments, a package substrate can include a peripheral conductive region having an assembly of rigid conductive members, such as metal layers, metal interconnects, or a combination thereof. The peripheral conductive region can be integrated into the package substrate during the manufacturing of the package substrate. In some implementations, lithographically defined conductive members can be leveraged to form extended conductive layers that can provide increased stiffness compared to nearly cylindrical conductive vias. Non-peripheral conductive regions also can be integrated into a semiconductor package in order to reduce specific patterns of mechanical deformations and/or to provide other functionality, such as electromagnetic interference (EMI) shielding.Type: GrantFiled: September 14, 2016Date of Patent: February 16, 2021Assignee: Intel CorporationInventors: Eng Huat Goh, Jiun Hann Sir, Min Suet Lim, Shawna M. Liff, Feras Eid
-
Patent number: 10916481Abstract: Various embodiments provide a thickness sensor and method for measuring a thickness of discrete conductive features, such as conductive lines and plugs. In one embodiment, the thickness sensor generates an Eddy current in a plurality of discrete conductive features, and measures the generated Eddy current generated in the discrete conductive features. The thickness sensor has a small sensor spot size, and amplifies peaks and valleys of the measured Eddy current. The thickness sensor determines a thickness of the discrete conductive features based on a difference between a minimum amplitude value and a maximum amplitude value of the measured Eddy current.Type: GrantFiled: June 25, 2018Date of Patent: February 9, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih Hung Chen, Kei-Wei Chen, Ying-Lang Wang
-
Patent number: 10916495Abstract: A semiconductor package includes a supporting member that has a cavity and includes a wiring structure connecting first and second surfaces opposing each other. A connection member is on the second surface of the supporting member and includes a first redistribution layer connected to the wiring structure. A semiconductor chip is on the connection member in the cavity and has connection pads connected to the first redistribution layer. An encapsulant encapsulates the semiconductor chip disposed in the cavity and covers the first surface of the supporting member. A second redistribution layer includes wiring patterns embedded in the encapsulant and has exposed surfaces and connection vias that penetrate through the encapsulant to connect the wiring structure and the wiring patterns to each other.Type: GrantFiled: March 26, 2018Date of Patent: February 9, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ik Jun Choi, Jae Ean Lee, Kwang Ok Jeong, Young Gwan Ko, Jung Soo Byun
-
Patent number: 10910404Abstract: Provided is a semiconductor device which has low power consumption and can operate at high speed. The semiconductor device includes a memory element including a first transistor including crystalline silicon in a channel formation region, a capacitor for storing data of the memory element, and a second transistor which is a switching element for controlling supply, storage, and release of charge in the capacitor. The second transistor is provided over an insulating film covering the first transistor. The first and second transistors have a source electrode or a drain electrode in common.Type: GrantFiled: January 24, 2019Date of Patent: February 2, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshinori Ieda, Atsuo Isobe, Yutaka Shionoiri, Tomoaki Atsumi
-
Patent number: 10903440Abstract: A novel light-emitting element is provided. Alternatively, a novel light-emitting element which can achieve both high efficiency and a long lifetime is provided. The light-emitting element includes a light-emitting layer between a pair of electrodes. The light-emitting element includes a first light-emitting layer and a second light-emitting layer. The first light-emitting layer includes a fluorescent material. The second light-emitting layer includes a phosphorescent material. A difference in peak value between a first emission spectrum of light from the first light-emitting layer and a second emission spectrum of light from the second light-emitting layer is 30 nm or less.Type: GrantFiled: February 18, 2016Date of Patent: January 26, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Satoshi Seo
-
Patent number: 10879242Abstract: A semiconductor device includes PMOS and NMOS FinFET devices disposed on a hybrid substrate including a first substrate and a second substrate, in which a fin of the PMOS FinFET device is formed on the first substrate having a top surface with a (100) crystal orientation, and another fin of the NMOS FinFET device is formed on the second substrate having a top surface with a (110) crystal orientation. The semiconductor device further includes a capping layer enclosing a buried bottom portion of the fin of the PMOS FinFET device, and another capping layer enclosing an effective channel portion of the fin of the PMOS FinFET device.Type: GrantFiled: June 4, 2018Date of Patent: December 29, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Cheng Ching, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 10871811Abstract: A power chip includes: a first power switch, formed in a wafer region and having a first and a second metal electrodes; a second power switch, formed in the wafer region and having a third and a fourth metal electrodes, wherein the first and second power switches respectively constitute an upper bridge arm and a lower bridge arm of a bridge circuit, and the first and second power switches are alternately arranged along a first direction; and a metal region, at least including a first metal layer, a second metal layer and a third metal layer that are stacked, each metal layer including a first to a third strip electrodes, and strip electrodes with the same voltage potential in two adjacent metal layers are electrically coupled, wherein a routing direction of the strip electrode in the first metal layer is substantially perpendicular to the first direction.Type: GrantFiled: October 15, 2018Date of Patent: December 22, 2020Assignee: Delta Electronics (Shanghai) CO., LTDInventors: Yan Chen, Xiaoni Xin, Le Liang, Shouyu Hong, Jianhong Zeng
-
Patent number: 10861997Abstract: A semiconductor substrate doped with a first doping type is positioned adjacent an insulated gate electrode that is biased by a gate voltage. A first region within the semiconductor substrate is doped with the first doping type and biased with a bias voltage. A second region within the semiconductor substrate is doped with a second doping type that is opposite the first doping type. Voltage application produces an electrostatic field within the semiconductor substrate causing the formation of a fully depleted region within the semiconductor substrate. The fully depleted region responds to absorption of a photon with an avalanche multiplication that produces charges that are collected at the first and second regions.Type: GrantFiled: December 17, 2018Date of Patent: December 8, 2020Assignee: STMicroelectronics (Crolles 2) SASInventor: Francois Roy
-
Patent number: 10861860Abstract: A semiconductor device includes a first active pattern and a second active pattern on a substrate, a first gate electrode and a second gate electrode respectively across the first active pattern and the second active pattern, a first insulation pattern between and separating the first and second gate electrodes, a gate spacer on a sidewall of the first gate electrode, on a sidewall of the second gate electrode, and on a sidewall of the first insulation pattern, and a second insulation pattern between the gate spacer and the sidewall of the first insulation pattern, wherein the first gate electrode, the first insulation pattern, and the second gate electrode are arranged along a first direction, and wherein the gate spacer extends in the first direction.Type: GrantFiled: April 17, 2019Date of Patent: December 8, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seungsoo Hong, JeongYun Lee, GeumJung Seong, HyunHo Jung, Minchan Gwak, Kyungseok Min, Youngmook Oh, Jae-Hoon Woo, Bora Lim
-
Patent number: 10861790Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes a source region and a drain region separated by a channel region within a substrate. A middle-end-of-the-line (MEOL) structure is over the drain region and a gate structure is over the channel region. The MEOL structure is vertically disposed between the drain region and a plane extending along an upper surface of the gate structure. A first interconnect wire is connected to the MEOL structure by a first conductive contact that is directly over the drain region and that extends between the first interconnect wire and the MEOL structure. A conductive strap is located over the first interconnect wire. The conductive strap connects the first interconnect wire to a power rail having a larger width than the first interconnect wire.Type: GrantFiled: December 11, 2018Date of Patent: December 8, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Liang Chen, Chih-Ming Lai, Charles Chew-Yuen Young, Chi-Yeh Yu, Jiann-Tyng Tzeng, Kam-Tou Sio, Pin-Dai Sue, Ru-Gun Liu, Shih-Wei Peng, Wen-Hao Chen, Yung-Sung Yen, Chun-Kuang Chen
-
Patent number: 10854533Abstract: A semiconductor package may include a substrate; a microelectromechanical device disposed on the substrate; an interconnection structure connecting the substrate to the microelectromechanical device; and a metallic sealing structure surrounding the interconnection structure.Type: GrantFiled: February 15, 2019Date of Patent: December 1, 2020Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chung Hao Chen, Chin-Cheng Kuo
-
Patent number: 10832940Abstract: Structures with altered crystallinity beneath semiconductor devices and methods associated with forming such structures. Trench isolation regions surround an active device region composed of a single-crystal semiconductor material. A first non-single-crystal layer is arranged beneath the trench isolation regions and the active device region. A second non-single-crystal layer is arranged beneath the trench isolation regions and the active device region. The first non-single-crystal layer is arranged between the second non-single-crystal layer and the active device region.Type: GrantFiled: December 13, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Steven M. Shank, Anthony K. Stamper, Ian McCallum-Cook, Siva P. Adusumilli
-
Patent number: 10777763Abstract: A novel light-emitting element is provided. Alternatively, a novel light-emitting element which can achieve both high efficiency and a long lifetime is provided. The light-emitting element includes a light-emitting layer between a pair of electrodes. The light-emitting element includes a first light-emitting layer and a second light-emitting layer. The first light-emitting layer includes a fluorescent material. The second light-emitting layer includes a phosphorescent material. A difference in peak value between a first emission spectrum of light from the first light-emitting layer and a second emission spectrum of light from the second light-emitting layer is 30 nm or less.Type: GrantFiled: February 18, 2016Date of Patent: September 15, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Satoshi Seo
-
Patent number: 10770289Abstract: A graphene-based layer transfer (GBLT) technique is disclosed. In this approach, a device layer including a III-V semiconductor, Si, Ge, III-N semiconductor, SiC, SiGe, or II-VI semiconductor is fabricated on a graphene layer, which in turn is disposed on a substrate. The graphene layer or the substrate can be lattice-matched with the device layer to reduce defect in the device layer. The fabricated device layer is then removed from the substrate via, for example, a stressor attached to the device layer. In GBLT, the graphene layer serves as a reusable and universal platform for growing device layers and also serves a release layer that allows fast, precise, and repeatable release at the graphene surface.Type: GrantFiled: March 7, 2018Date of Patent: September 8, 2020Assignee: Massachusetts Institute of TechnologyInventor: Jeehwan Kim