Patents by Inventor Chia-Liang Lin
Chia-Liang Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8754798Abstract: In one embodiment, a SAR (successive-approximation register) ADC (analog-to-digital converter) comprising: a plurality of capacitors, a switch controlled by a sampling signal for connecting a common node to a ground node when the sampling signal is asserted; a plurality of switching networks controlled by the sampling signal and a plurality of control bits comprising a respective grounding bit and a respective data bit, each of the plurality of switching networks for connecting a bottom plate of a respective capacitor to an analog input signal, a ground node, a first reference voltage, or a second reference voltage depending on the asserted signal or bit; a comparator for detecting a polarity of a voltage at the common node and outputting a binary decision along with a complementary binary decision when a comparing signal is asserted; a logic gate for receiving the binary decision and the complementary binary decision and outputting a ready signal indicating whether a decision is readily made; a timer for recType: GrantFiled: December 6, 2012Date of Patent: June 17, 2014Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8717083Abstract: A method including receiving an input signal; amplifying the input signal to generate an output signal using a cascade of a plurality of amplifier stages including a first amplifier stage and a last amplifier stage; generating a voltage signal by sensing the output signal in a noninvasive manner so that the sensing results in substantially no change to the output signal; generating a current signal from the voltage signal using a transconductance amplifier; and injecting the current signal into an output node of the first amplifier stage in a noninvasive manner so that the injecting results in substantially no change to an amplification function of the first amplifier stage.Type: GrantFiled: March 14, 2013Date of Patent: May 6, 2014Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8665921Abstract: An apparatus of automatic power control for burst mode laser transmitter and method are provided. In one implementation a method includes: generating an output current with a modulation pattern determined by a transmit data and a transmit enable signal, and a modulation level determined by a first control code and a second control code, wherein a light signal is generated in response to the output current; generating a first decision based on a comparison between a photodiode current and the first reference current, a second decision based on a comparison between the photodiode current and the second reference current, wherein the photodiode current is generated in accordance to the light signal; and generating the first control code and the second control code in response to the first decision and the second decision.Type: GrantFiled: January 11, 2012Date of Patent: March 4, 2014Assignee: Realtek Semiconductor Corp.Inventors: Chi-Kung Kuan, Gerchih Chou, Chia-Liang Lin
-
Publication number: 20140052939Abstract: The present invention discloses an integrated storage platform system and a method thereof. The system comprises at least one adaption module respectively connecting with at least one storage space and each performing a plurality of adaption settings corresponding to one storage space; a storage administration module connecting with the adaption modules and processing the files of the storage spaces; and an access interface connecting the storage administration module, operated by a user to access the storage space through the storage administration module and the adaption module, and presenting access results to the user. The present invention establishes different adaption modules to enable the user to link to and access different types of storage spaces.Type: ApplicationFiled: November 16, 2012Publication date: February 20, 2014Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Chien-Chao TSENG, Cheng-Yun HO, Chia-Liang LIN, Chieh WU
-
Publication number: 20140035767Abstract: A main ADC (analog-to-digital converter) for converting an analog input signal into a digital data, and an auxiliary ADC for converting the same analog input signal into an auxiliary digital data, wherein: the main ADC is a successive-approximation-register (SAR) ADC of a first resolution with a first conversion speed; the auxiliary ADC is of a second resolution with a second conversion speed; the second resolution is lower than the first resolution but the second conversion speed is higher than the first conversion speed; and the main ADC generates the digital data by undergoing a process of successive approximation comprising a plurality of steps including a fast-track step that is based on a value of the auxiliary digital data.Type: ApplicationFiled: October 4, 2013Publication date: February 6, 2014Applicant: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8604834Abstract: An apparatus includes a PMOS (p-channel metal-oxide semiconductor) transistor, a NMOS (n-channel metal-oxide semiconductor) transistor, a first capacitor, and a second capacitor, wherein: a first terminal of the PMOS transistor is coupled to a first signal; a second terminal of the PMOS transistor is coupled to a second signal; a third terminal of the PMOS transistor is coupled to the first capacitor; a first terminal of the NMOS transistor is coupled to the second signal; a second terminal of NMOS transistor is coupled to the first signal; and a third terminal of the NMOS transistor is coupled to the second capacitor.Type: GrantFiled: August 23, 2010Date of Patent: December 10, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8570111Abstract: A single-staged balanced-output inductor-free oscillator and method thereof are provided. In one implementation an apparatus includes a first network comprising a first amplifier configured in a self feedback topology via a first feedback network for generating a first end of an output signal; a second network comprising a second amplifier configured in a self feedback topology via a second feedback network for generating a second end of the output signal; and a cross-coupling network for cross-coupling the first end and the second end of the output signal, wherein the first network and the second network share a common supply current and the first feedback network and the second feedback network are configured in a cross-controlling topology.Type: GrantFiled: November 2, 2011Date of Patent: October 29, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Publication number: 20130249506Abstract: An integrated switch-capacitor DC-DC converter and method are disclosed. In an embodiment, a converter includes a switch-capacitor network for receiving a source voltage and outputting a load voltage to a load circuit in accordance with a N-bit control code and a plurality of phase clocks, wherein N is an integer greater than 1, a load capacitor for holding the load voltage, a feedback network for generating a feedback voltage proportional to the load voltage, and a controller for receiving the feedback voltage and a reference voltage and outputting the N-bit control code in accordance with a clock phase of the plurality of phase clocks.Type: ApplicationFiled: March 22, 2012Publication date: September 26, 2013Applicant: REALTEK SEMICONDUCTOR CORP.Inventor: Chia-Liang Lin
-
Patent number: 8537953Abstract: A clock-data recovery (CDR) that employs a time-interleaved scheme is disclosed. The circuit comprises: a time-interleaved sampler/phase-detector circuit for receiving an input voltage signal and a plurality of clock signals and outputting N-bit data and N phase signals, wherein N is an integer greater than 1; a control circuit, coupled to the time-interleaved sampler/phase-detector circuit, for receiving the N phase signals and converting the N phase signals into a control signal; and a controlled oscillator, coupled to the control circuit, for generating the plurality of clock signals under the control of the control signal. The CDR is used to relax circuit speed requirement by time-interleaving phase detection by using a multi-phase lower speed circuit.Type: GrantFiled: September 13, 2008Date of Patent: September 17, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8533252Abstract: A broad-band active delay line includes a plurality of broad-band active delay cells configured in a cascade topology. Each broad-band active delay cell includes a feedback loop and a feedforward path to achieve a high bandwidth.Type: GrantFiled: May 4, 2009Date of Patent: September 10, 2013Assignee: Realtek Semiconductor Corp.Inventors: Chia-Liang Lin, Hsin-Che Chiang
-
Publication number: 20130222023Abstract: An apparatus of digital phase lock loop and method are provided. In one embodiment, an apparatus comprises: an analog-to-digital converter (ADC) for converting a voltage level of an output clock into a first digital word in accordance with a timing defined by a reference clock; a first digital loop filter for receiving the first digital word and outputting a control code; a circuit to receive the reference clock and the output clock and output an offset code according to a frequency error of the output clock with respect to a frequency of the reference clock; an adder for generating an offset control code by summing the control code with the offset code; and a digitally controlled oscillator for outputting the output clock in accordance with the offset control code.Type: ApplicationFiled: February 27, 2012Publication date: August 29, 2013Applicant: REALTEK SEMICONDUCTOR CORP.Inventor: Chia-Liang Lin
-
Patent number: 8487702Abstract: A transimpedance method and apparatus are provided. In one implementation an apparatus includes a common-gate amplifier for receiving a first current from a first circuit node and outputting a second current to a second circuit node, and a load circuit coupled to the second circuit node, the load circuit comprising a diode-connected MOS (metal-oxide semiconductor field effect transistor), wherein a gate terminal of the MOS is coupled to a drain terminal of the MOS via a resistor. In one embodiment, a current-mode input is injected to the first circuit node and the apparatus further comprises a biasing circuit for outputting a substantially constant current to the first circuit node.Type: GrantFiled: September 21, 2011Date of Patent: July 16, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Publication number: 20130177325Abstract: An apparatus of automatic power control for burst mode laser transmitter and method are provided. In one implementation a method includes: generating an output current with a modulation pattern determined by a transmit data and a transmit enable signal, and a modulation level determined by a first control code and a second control code, wherein a light signal is generated in response to the output current; generating a first decision based on a comparison between a photodiode current and the first reference current, a second decision based on a comparison between the photodiode current and the second reference current, wherein the photodiode current is generated in accordance to the light signal; and generating the first control code and the second control code in response to the first decision and the second decision.Type: ApplicationFiled: January 11, 2012Publication date: July 11, 2013Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Chi-Kung Kuan, Gerchih Chou, Chia-Liang Lin
-
Patent number: 8471630Abstract: A fast settling reference voltage buffer and method are disclosed. In one of embodiments, An apparatus comprising: an OTA (operational trans-conductance amplifier) with a positive input terminal coupled to a reference voltage, a negative input terminal coupled to a feedback node, and an output terminal coupled to a circuit node shunt to ground by a shunt capacitor via a current sensor; a tunable resistor, controlled by a control signal, coupling the circuit node to the feedback node; a load circuit coupled to the feedback node via a switch controlled by a logical signal; and a control circuit for receiving an output of the current sensor and outputting the control signal, wherein the control signal is adapted in accordance with the output of the current sensor.Type: GrantFiled: April 26, 2012Date of Patent: June 25, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8472218Abstract: The charge-pump apparatus is disclosed having a substantially fixed current source for outputting a first current of a first polarity; a variable current source for outputting a second current of a second polarity opposite to the first polarity; a first current steering network for steering the first current into either an output node or a termination node in accordance with a first control signal; a second current steering network for steering the second current into either the output node or the termination node in accordance with a second control signal; a voltage follower for receiving a first voltage associated with the output node and outputting a second voltage at an internal node; a current sensor inserted between the termination node and the internal node for sensing a current flowing between the termination node and the internal node; and a feedback network for adjusting the variable current source in accordance with an output of the current sensor.Type: GrantFiled: December 14, 2010Date of Patent: June 25, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8471634Abstract: An apparatus of common mode compensation for voltage controlled delay circuits and method are provided. In one implementation a method includes amplifying a differential input signal to generate a differential output signal using a differential pair of transistors biased by a tail current; changing the tail current by a first amount to change a circuit delay of the differential pair of transistors; generating a first compensation current and a second compensation current by using a current mirroring such that a sum of the first compensation current and the second compensation current is of a second amount that is substantially equal to the first amount; injecting the first compensation current into the first end of the differential output signal via a first coupling resistor; and injecting the second compensation current into the second end of the differential output signal via a second coupling resistor.Type: GrantFiled: October 26, 2011Date of Patent: June 25, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8456215Abstract: A limiting amplifier and method are provided. In one implementation an apparatus includes a plurality of amplifier stages including a first amplifier stage and a last amplifier stage configured in a cascade arrangement, and a transconductance amplifier, wherein the first amplifier stage is configured to receive an input signal; the last amplifier stage outputs an output signal; the transconductance amplifier is configured receive a voltage signal from the last amplifier stage via a first resistor; and the transconductance amplifier is configured to output a current signal to an output node of the first amplifier stage via a second resistor in a negative feedback manner.Type: GrantFiled: September 25, 2011Date of Patent: June 4, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8451949Abstract: A binary signal detection based on low resolution ADC includes: a variable-gain amplifier for amplifying an input signal with a gain factor controlled by a gain setting to generate an amplified signal; an ADC for converting the amplified signal into a converter output in accordance with a timing provided by a recovered clock, wherein the converter output has N levels; a timing detection circuit for generating a timing error signal based on the converter output; a filter for filtering the timing error signal to generate a control signal; a controllable oscillator for generating the recovered clock under a control of the control voltage; an automatic gain control for processing the converter data to set the gain setting to control the gain factor; and a data recovery circuit for generate a recovered data based on the converter output.Type: GrantFiled: October 6, 2009Date of Patent: May 28, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Publication number: 20130128642Abstract: A signal level detector and detecting method are provided. In one implementation a method includes receiving a differential input signal; incorporating two configurable rectifiers of the same circuit topology; configuring a first one of the two configurable rectifiers as a inverting rectifier to generate an inverting end of an output signal in response to an absolute value of the differential input signal; and configuring a second one of the two configurable rectifiers as a non-inverting rectifier to generate a non-inverting end of the output signal.Type: ApplicationFiled: November 18, 2011Publication date: May 23, 2013Applicant: REALTEK SEMICONDUCTOR CORP.Inventor: Chia-Liang Lin
-
Publication number: 20130117437Abstract: The present invention is to provide a method for establishing TCP connection according to NAT (Network Address Translation) behaviors, which is applied to a network system having a NBA (NAT Behavior Aware Server) located in the Internet and connected to two NATs in two private networks respectively. The method enables two network devices in the respective private networks to send testing messages to the NBA via the respective NATs. In response, the NBA sends reply messages to each network device to test the behaviors of the NATs respectively. Afterward, each network device generates a test result message according to each behavior of the corresponding NAT and sends the same to the NBA. Based on the test result messages, the NBA selects an optimal traversal technique from candidate traversal techniques, thereby allowing the network devices to respectively and directly traverse the NATs and establish a direct TCP connection therebetween.Type: ApplicationFiled: January 11, 2012Publication date: May 9, 2013Applicant: D-Link CorporationInventors: Chien-Chao TSENG, Chia-Liang Lin, Kun-Ying Liu, Cheng-Yuan Ho