Patents by Inventor Simon Edwards
Simon Edwards has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210391858Abstract: Methods and devices to address the undesired DC voltage distribution across switch stacks in OFF state are disclosed. The disclosed devices include charge control elements that sample the RF signal to generate superimposed voltages at specific points of the switch stack biasing circuit. The provided voltages help reducing the drooping voltages on drain/source/body terminals of the transistors within the stack by supplying the current drawn by drain/source terminals of the stacked transistors and/or by sinking the body leakage current exiting the body terminals of such transistors. Methods and techniques teaching how to provide proper tapping points in the biasing circuit to sample the RF signal are also disclosed.Type: ApplicationFiled: June 15, 2020Publication date: December 16, 2021Inventors: Eric S. SHAPIRO, Simon Edward WILLARD
-
Patent number: 11190139Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit and stacked transistors standby current during operation in the standby mode and to reduce impedance presented to the gates of the stacked transistors during operation in the active mode while maintaining voltage compliance of the stacked transistors during both modes of operation.Type: GrantFiled: May 22, 2020Date of Patent: November 30, 2021Assignee: pSemi CorporationInventors: Poojan Wagh, Kashish Pal, Robert Mark Englekirk, Tero Tapio Ranta, Keith Bargroff, Simon Edward Willard
-
Publication number: 20210344338Abstract: A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an “end-cap” FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.Type: ApplicationFiled: May 20, 2021Publication date: November 4, 2021Inventors: Simon Edward Willard, Tero Tapio Ranta, Matt Allison, Shashi Ketan Samal
-
Publication number: 20210305279Abstract: Systems, methods, and apparatus for an improved body tie construction are described. The improved body tie construction is configured to have a lower resistance body tie exists when the transistor is “off” (Vg approximately 0 volts). When the transistor is “on” (Vg>Vt), the resistance to the body tie is much higher, reducing the loss of performance associated with presence of body tie. Space efficient Body tie constructions adapted for cascode configurations are also described.Type: ApplicationFiled: April 14, 2021Publication date: September 30, 2021Inventor: Simon Edward Willard
-
Publication number: 20210234043Abstract: A high-voltage switching device that can be fabricated in a standard low-voltage process, such as CMOS, and more specifically SOI CMOS. Embodiments include integrated circuits that combine, in a unitary structure, a FET device and an integrated, co-fabricated modulated resistance region (MRR) controlled by one or more Voltage-Drop Modulation Gates (VDMGs). The VDMGs are generally biased independently of the gate of the FET device, and in such a way as to protect each VDMG from excessive and potentially destructive voltages. In a first embodiment, an integrated circuit high voltage switching device includes a transistor structure including a source, a gate, and an internal drain; an MRR connected to the internal drain of the transistor structure; at least one VDMG that controls the resistance of the MRR; and a drain electrically connected to the MRR. Each VDMG at least partially depletes the MRR upon application of a bias voltage.Type: ApplicationFiled: February 4, 2021Publication date: July 29, 2021Inventors: Abhijeet Paul, Simon Edward Willard, Alain Duvallet
-
Publication number: 20210206550Abstract: The invention described herein relates broadly to closure assemblies, and methods of use and manufacture thereof. More particularly, certain embodiments relate to assemblies and methods for closing an opening defined by a spout provided on a flexible container utilising a capping member having a plugging portion and a substantially fracturable retaining skirt. Embodiments provide may an adequate seal for the contents contained within bags against the significant pressure placed upon the closure by the often weighty and voluminous contents of the packaging. Furthermore, the closure may be easily and comfortably removable by a user whilst managing the handling of the bag.Type: ApplicationFiled: May 16, 2019Publication date: July 8, 2021Applicant: Ourip Pty LtdInventor: Simon EDWARDS
-
Publication number: 20210206620Abstract: Various aspects of the invention described herein relate to a removable connector assembly, and methods of use and manufacture thereof. More particularly, certain embodiments relate to apparatus and methods to provide a connection to a spout disposed upon a container, such as upon a bag holding fluid. Embodiments of connector assemblies comprise an elongated outer housing, an inner housing, and a slider assembly for moving the outer surface of the sleeve member over the inner surface of the outer housing wall in a lengthwise motion to position the spout connector upon the spout and secure the spout connector in said position.Type: ApplicationFiled: May 17, 2019Publication date: July 8, 2021Applicant: Ourip Pty LtdInventor: Simon EDWARDS
-
Patent number: 11049855Abstract: Overcoming parasitic capacitances in RF integrated circuits is a challenging problem. The disclosed methods and devices provide solution to such challenge. Devices based on tunable capacitive elements that can be implemented with switch RF stacks are also disclosed.Type: GrantFiled: August 9, 2018Date of Patent: June 29, 2021Assignee: pSemi CorporationInventors: Eric S. Shapiro, Simon Edward Willard, Tero Tapio Ranta
-
Publication number: 20210159649Abstract: One variation of a portable radio system includes: a portable radio configured to transmit and receive audio communication, including a connector receptacle arranged on a rear face of the portable radio and a channel extending from the connector receptacle; a cable, configured to couple the portable radio to a secondary device, including a straight section configured to seat within the channel and defining a length greater than a length of the channel; a connector, coupled to the straight section of the cable, configured to seat within the connector receptacle to couple the cable to the portable radio in an upward and downward orientation; and a clip including a base section configured to transiently couple to the body over the connector and a clamp section configured to pivot relative the base section and to attach the portable radio to a user.Type: ApplicationFiled: November 25, 2020Publication date: May 27, 2021Inventors: Cameron Patrick Greig O'Keeffe, Justin Allan Standring, Simon Edward Pollard, Sasha Wang, Reece Boyd Browne
-
Patent number: 11018662Abstract: A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an “end-cap” FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.Type: GrantFiled: April 20, 2020Date of Patent: May 25, 2021Assignee: pSemi CorporationInventors: Simon Edward Willard, Tero Tapio Ranta
-
Patent number: 10985183Abstract: Systems, methods, and apparatus for an improved body tie construction are described. The improved body tie construction is configured to have a lower resistance body tie exists when the transistor is “off” (Vg approximately 0 volts). When the transistor is “on” (Vg>Vt), the resistance to the body tie is much higher, reducing the loss of performance associated with presence of body tie. Space efficient Body tie constructions adapted for cascode configurations are also described.Type: GrantFiled: March 17, 2020Date of Patent: April 20, 2021Assignee: pSemi CorporationInventor: Simon Edward Willard
-
Patent number: 10971359Abstract: Modified silicon-on-insulator (SOI) substrates having a trap rich layer, and methods for making such modifications. The modified regions eliminate or manage accumulated charge that would otherwise arise because of the interaction of the underlying trap rich layer and active layer devices undergoing transient changes of state, thereby eliminating or mitigating the effects of such accumulated charge on non-RF integrated circuitry fabricated on such substrates. Embodiments retain the beneficial characteristics of SOI substrates with a trap rich layer for RF circuitry requiring high linearity, such as RF switches, while avoiding the problems of a trap rich layer for circuitry that is sensitive to accumulated charge effects caused by the presence of the trap rich layer, such as non-RF analog circuitry and amplifiers (including power amplifiers and low noise amplifiers).Type: GrantFiled: November 20, 2019Date of Patent: April 6, 2021Assignee: pSemi CorporationInventors: Robert Mark Englekirk, Keith Bargroff, Christopher C. Murphy, Tero Tapio Ranta, Simon Edward Willard
-
Publication number: 20210066735Abstract: An apparatus (10) configured to determine reactant purity comprising: a first fuel cell (11) configured to generate electrical current from the electrochemical reaction between two reactants, having a first reactant inlet (13) configured to receive a test reactant comprising one of the two reactants from a first reactant source (7, 5, 16); a second fuel cell (12) configured to generate electrical current from the electrochemical reaction between the two reactants, having a second reactant inlet (14) configured to receive the test reactant from a second reactant source (5); a controller (20) configured to apply an electrical load to each fuel cell and determine an electrical output difference, ODt, between an electrical output of the first fuel cell (11) and an electrical output of the second fuel cell (12), and determine a difference between a predicted output difference and the determined electrical output difference, ODt, the predicted output difference determined based on a historical output of differenceType: ApplicationFiled: November 13, 2020Publication date: March 4, 2021Applicant: Intelligent Energy LimitedInventors: Michael John Provost, Kevin M. Kupcho, Simon Edward Foster, Ashley James Kells
-
Publication number: 20210067096Abstract: A transistor stack can include a combination of floating and body tied devices. Improved performance of the RF amplifier can be obtained by using a single body tied device as the input transistor of the stack, or as the output transistor of the stack, while other transistors of the stack are floating transistors. Transient response of the RF amplifier can be improved by using all body tied devices in the stack.Type: ApplicationFiled: September 15, 2020Publication date: March 4, 2021Inventors: Simon Edward Willard, Chris Olson, Tero Tapio Ranta
-
Patent number: 10923592Abstract: A high-voltage switching device that can be fabricated in a standard low-voltage process, such as CMOS, and more specifically SOI CMOS. Embodiments include integrated circuits that combine, in a unitary structure, a FET device and an integrated, co-fabricated modulated resistance region (MRR) controlled by one or more Voltage-Drop Modulation Gates (VDMGs). The VDMGs are generally biased independently of the gate of the FET device, and in such a way as to protect each VDMG from excessive and potentially destructive voltages. In a first embodiment, an integrated circuit high voltage switching device includes a transistor structure including a source, a gate, and an internal drain; an MRR connected to the internal drain of the transistor structure; at least one VDMG that controls the resistance of the MRR; and a drain electrically connected to the MRR. Each VDMG at least partially depletes the MRR upon application of a bias voltage.Type: GrantFiled: June 4, 2019Date of Patent: February 16, 2021Assignee: pSemi CorporationInventors: Abhijeet Paul, Simon Edward Willard, Alain Duvallet
-
Publication number: 20210035973Abstract: Systems, methods, and apparatus for an improved protection from charge injection into layers of a device using resistive structures are described. Such resistive structures, named s-contacts, can be made using simpler fabrication methods and less fabrication steps. In a case of metal-oxide-semiconductor (MOS) field effect transistors (FETs), s-contacts can be made with direct connection, or resistive connection, to all regions of the transistors, including the source region, the drain region and the gate.Type: ApplicationFiled: August 19, 2020Publication date: February 4, 2021Inventors: Befruz Tasbas, Simon Edward Willard, Alain Duvallet, Sinan Goktepeli
-
Publication number: 20210005709Abstract: FET designs that exhibit low leakage in the presence of the edge transistor phenomenon. Embodiments includes nFET designs in which the work function ?MF of the gate structure overlying the edge transistors of the nFET is increased by forming extra P+ implant regions within at least a portion of the gate structure, thereby increasing the Vt of the edge transistors to a level that may exceed the Vt of the central conduction channel of the nFET. In some embodiments, the gate structure of the nFET is modified to increase or “flare” the effective channel length of the edge transistors relative to the length of the central conduction channel of the FET. Other methods of changing the work function ?MF of the gate structure overlying the edge transistors are also disclosed. The methods may be adapted to fabricating pFETs by reversing or substituting material types.Type: ApplicationFiled: July 15, 2020Publication date: January 7, 2021Inventors: Abhijeet Paul, Simon Edward Willard, Alain Duvallet
-
Patent number: 10886911Abstract: A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an “end-cap” FET of a type that turns OFF when its VGS is zero volts. The one or more end-cap FETs provide a selectable capacitive DC blocking function or a resistive signal path. Embodiments include a stack of FETs of only the zero VGS type, or a mix of positive-logic and zero VGS type FETs with end-cap FETs of the zero VGS type. Some embodiments withstand high RF voltages by including combinations of series or parallel coupled resistor ladders for the FET gate resistors, drain-source resistors, body charge control resistors, and one or more AC coupling modules.Type: GrantFiled: March 28, 2018Date of Patent: January 5, 2021Assignee: pSemi CorporationInventors: Simon Edward Willard, Tero Tapio Ranta, Matt Allison, Shashi Ketan Samal
-
Publication number: 20200395383Abstract: Electronic circuits and methods encompassing an RF switch comprising a plurality of series-coupled (stacked) integrated circuit (IC) SOI MOSFETs having a distributed back-bias network structure comprising groups of substrate contacts coupled to a bias voltage source through a resistive ladder. The distributed back-bias network structure sets the common IC substrate voltage at a fixed DC bias but resistively decouples groups of MOSFETs with respect to RF voltages so that the voltage division characteristics of the MOSFET stack are maintained. The distributed back-bias network structure increases the voltage handling capability of each MOSFET and improves the maximum RF voltage at which a particular MOSFET is effective as a switch device, while mitigating loss, leakage, crosstalk, and distortion. RF switches in accordance with the present invention are particularly useful as antenna switches.Type: ApplicationFiled: June 14, 2019Publication date: December 17, 2020Inventor: Simon Edward Willard
-
Patent number: D933255Type: GrantFiled: August 1, 2019Date of Patent: October 12, 2021Assignee: TBM Medical Solutions, Inc.Inventors: David Peter Carter, Simon Edward Morse