Patents by Inventor Van H. Le
Van H. Le has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220399342Abstract: Described herein are three-dimensional transistors with a recessed gate, and IC devices including such three-dimensional transistors with recessed gates. The transistor includes a channel material having a recess. The channel material is formed over a support structure, and source/drain regions are formed in or on the channel material, e.g., one either side of the recess. A gate stack extends through the recess. The distance between the gate stack and the support structure is smaller than the distance between one of the source/drain regions and the support structure. This arrangement increases the channel length relative to prior art transistors, reducing leakage.Type: ApplicationFiled: June 15, 2021Publication date: December 15, 2022Applicant: Intel CorporationInventors: Abhishek A. Sharma, Wilfred Gomes, Mauro J. Kobrinsky, Van H. Le
-
Patent number: 11527656Abstract: Embodiments herein describe techniques for a thin-film transistor (TFT), which may include a substrate oriented in a horizontal direction and a transistor above the substrate. The transistor includes a gate electrode above the substrate, a gate dielectric layer around the gate electrode, and a channel layer around the gate dielectric layer, all oriented in a vertical direction substantially orthogonal to the horizontal direction. Furthermore, a source electrode or a drain electrode is above or below the channel layer, separated from the gate electrode, and in contact with a portion of the channel layer. Other embodiments may be described and/or claimed.Type: GrantFiled: September 25, 2018Date of Patent: December 13, 2022Assignee: Intel CorporationInventors: Van H. Le, Tahir Ghani, Jack T. Kavalieros, Gilbert Dewey, Matthew Metz, Miriam Reshotko, Benjamin Chu-Kung, Shriram Shivaraman, Abhishek Sharma, Nazila Haratipour
-
Publication number: 20220392957Abstract: IC devices with stacked backend memory with resistive switching devices are disclosed. An example IC device includes a support structure, a frontend layer with a plurality of frontend devices, and a backend layer with a plurality of resistive switching devices, the resistive switching devices being, e.g., part of memory cells of stacked backend memory. For example, the backend layer may implement stacked arrays of 1T-1RSD memory cells, with resistive switching devices coupled to some S/D regions of access transistors of the memory cells. Such memory cells may be used to implement stacked eMRAM or eRRAM, with access transistors being TFTs. Stacked TFT-based eMRAM or eRRAM as described herein may help increase density of MRAM or RRAM cells, hide the peripheral circuits that control the memory operation below the memory arrays, and address the scaling challenge of some conventional memory technologies.Type: ApplicationFiled: June 8, 2021Publication date: December 8, 2022Applicant: Intel CorporationInventors: Wilfred Gomes, Abhishek A. Sharma, Van H. Le, Hui Jae Yoo
-
Patent number: 11522059Abstract: Disclosed herein are transistor electrode-channel arrangements, and related methods and devices. For example, in some embodiments, a transistor electrode-channel arrangement may include a channel material, source/drain electrodes provided over the channel material, and a sealant at least partially enclosing one or more of the source/drain electrodes, wherein the sealant includes one or more metallic conductive materials.Type: GrantFiled: February 20, 2018Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Abhishek A. Sharma, Tahir Ghani, Jack T. Kavalieros, Gilbert W. Dewey, Van H. Le, Lawrence D. Wong, Christopher J. Jezewski
-
Patent number: 11522060Abstract: Embodiments herein describe techniques for a thin-film transistor (TFT) above a substrate. The transistor includes a contact electrode having a conductive material above the substrate, an epitaxial layer above the contact electrode, and a channel layer including a channel material above the epitaxial layer and above the contact electrode. The channel layer is in contact at least partially with the epitaxial layer. A conduction band of the channel material and a conduction band of a material of the epitaxial layer are substantially aligned with an energy level of the conductive material of the contact electrode. A bandgap of the material of the epitaxial layer is smaller than a bandgap of the channel material. Furthermore, a gate electrode is above the channel layer, and separated from the channel layer by a gate dielectric layer. Other embodiments may be described and/or claimed.Type: GrantFiled: September 26, 2018Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Seung Hoon Sung, Justin Weber, Matthew Metz, Arnab Sen Gupta, Abhishek Sharma, Benjamin Chu-Kung, Gilbert Dewey, Charles Kuo, Nazila Haratipour, Shriram Shivaraman, Van H. Le, Tahir Ghani, Jack T. Kavalieros, Sean Ma
-
Patent number: 11522012Abstract: A DIMA semiconductor structure is disclosed. The DIMA semiconductor structure includes a frontend including a semiconductor substrate, a transistor switch of a memory cell coupled to the semiconductor substrate and a computation circuit on the periphery of the frontend coupled to the semiconductor substrate. Additionally, the DIMA includes a backend that includes an RRAM component of the memory cell that is coupled to the transistor switch.Type: GrantFiled: September 28, 2018Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Jack T. Kavalieros, Ian A. Young, Ram Krishnamurthy, Ravi Pillarisetty, Sasikanth Manipatruni, Gregory Chen, Hui Jae Yoo, Van H. Le, Abhishek Sharma, Raghavan Kumar, Huichu Liu, Phil Knag, Huseyin Sumbul
-
Patent number: 11476366Abstract: A transistor is described. The transistor includes a substrate, a first semiconductor structure above the substrate, a second semiconductor structure above the substrate, a source contact that includes a first metal structure that contacts a plurality of surfaces of the first semiconductor structure and a drain contact that includes a second metal structure that contacts a plurality of surfaces of the second semiconductor structure. The transistor also includes a gate below a back side of the substrate.Type: GrantFiled: April 2, 2018Date of Patent: October 18, 2022Assignee: Intel CorporationInventors: Sean Ma, Abhishek Sharma, Gilbert Dewey, Jack T. Kavalieros, Van H. Le
-
Patent number: 11476338Abstract: Embodiments related to transistors and integrated circuits having aluminum indium phosphide subfins and germanium channels, systems incorporating such transistors, and methods for forming them are discussed.Type: GrantFiled: June 26, 2020Date of Patent: October 18, 2022Assignee: Intel CorporationInventors: Matthew V. Metz, Willy Rachmady, Harold W. Kennel, Van H. Le, Benjamin Chu-Kung, Jack T. Kavalieros, Gilbert Dewey
-
Publication number: 20220328697Abstract: Described is a thin film transistor which comprises: a dielectric comprising a dielectric material; a first structure adjacent to the dielectric, the first structure comprising a first material; a second structure adjacent to the first structure, the second structure comprising a second material wherein the second material is doped; a second dielectric adjacent to the second structure; a gate comprising a metal adjacent to the second dielectric; a spacer partially adjacent to the gate and the second dielectric; and a contact adjacent to the spacer.Type: ApplicationFiled: May 27, 2022Publication date: October 13, 2022Applicant: Intel CorporationInventors: Abhishek A. Sharma, Sean T. Ma, Van H. Le, Jack T. Kavalieros, Gilbert Dewey
-
Patent number: 11462541Abstract: Embodiments herein describe techniques for a semiconductor device including a substrate oriented in a horizontal direction, and a memory cell including a transistor and a capacitor above the substrate. The transistor includes a gate electrode oriented in a vertical direction substantially orthogonal to the horizontal direction, and a channel layer oriented in the vertical direction, around the gate electrode and separated by a gate dielectric layer from the gate electrode. The capacitor is within an inter-level dielectric layer above the substrate. The capacitor includes a first plate coupled with a second portion of the channel layer of the transistor, and a second plate separated from the first plate by a capacitor dielectric layer. The first plate of the capacitor is also a source electrode of the transistor. Other embodiments may be described and/or claimed.Type: GrantFiled: December 17, 2018Date of Patent: October 4, 2022Assignee: Intel CorporationInventors: Juan G. Alzate Vinasco, Abhishek A. Sharma, Fatih Hamzaoglu, Bernhard Sell, Pei-Hua Wang, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Chieh-Jen Ku, Travis W. Lajoie, Umut Arslan
-
Patent number: 11462568Abstract: Embodiments herein describe techniques for a semiconductor device including a first transistor above a substrate, an insulator layer above the first transistor, and a second transistor above the insulator layer. The first transistor includes a first channel layer above the substrate, and a first gate electrode above the first channel layer. The insulator layer is next to a first source electrode of the first transistor above the first channel layer, next to a first drain electrode of the first transistor above the first channel layer, and above the first gate electrode. The second transistor includes a second channel layer above the insulator layer, and a second gate electrode separated from the second channel layer by a gate dielectric layer. Other embodiments may be described and/or claimed.Type: GrantFiled: June 22, 2018Date of Patent: October 4, 2022Assignee: Intel CorporationInventors: Aaron Lilak, Justin Weber, Harold Kennel, Willy Rachmady, Gilbert Dewey, Van H. Le, Abhishek Sharma, Patrick Morrow, Ashish Agrawal
-
Publication number: 20220310849Abstract: Embodiments herein describe techniques for a semiconductor device including a capacitor and a transistor above the capacitor. A contact electrode may be shared between the capacitor and the transistor. The capacitor includes a first plate above a substrate, and the shared contact electrode above the first plate and separated from the first plate by a capacitor dielectric layer, where the shared contact electrode acts as a second plate for the capacitor. The transistor includes a gate electrode above the substrate and above the capacitor; a channel layer separated from the gate electrode by a gate dielectric layer, and in contact with the shared contact electrode; and a source electrode above the channel layer, separated from the gate electrode by the gate dielectric layer, and in contact with the channel layer. The shared contact electrode acts as a drain electrode of the transistor. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 14, 2022Publication date: September 29, 2022Inventors: Travis W. LAJOIE, Abhishek SHARMA, Van H. LE, Chieh-Jen KU, Pei-Hua WANG, Jack T. KAVALIEROS, Bernhard SELL, Tahir GHANI, Juan ALZATE VINASCO
-
Patent number: 11450527Abstract: An apparatus including a transistor device including a channel including germanium disposed on a substrate; a buffer layer disposed on the substrate between the channel and the substrate, wherein the buffer layer includes silicon germanium; and a seed layer disposed on the substrate between the buffer layer and the substrate, wherein the seed layer includes germanium. A method including forming seed layer on a silicon substrate, wherein the seed layer includes germanium; forming a buffer layer on the seed layer, wherein the buffer layer includes silicon germanium; and forming a transistor device including a channel on the buffer layer.Type: GrantFiled: July 2, 2016Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Van H. Le, Benjamin Chu-Kung, Willy Rachmady, Marc C. French, Seung Hoon Sung, Jack T. Kavalieros, Matthew V. Metz, Ashish Agrawal
-
Patent number: 11450669Abstract: Described herein are arrays of embedded dynamic random-access memory (eDRAM) cells that use TFTs as selector transistors. When at least some selector transistors are implemented as TFTs, different eDRAM cells may be provided in different layers above a substrate, enabling a stacked architecture. An example stacked TFT based eDRAM includes one or more memory cells provided in a first layer over a substrate and one or more memory cells provided in a second layer, above the first layer, where at least the memory cells in the second layer, but preferably the memory cells in both the first and second layers, use TFTs as selector transistors. Stacked TFT based eDRAM allows increasing density of memory cells in a memory array having a given footprint area, or, conversely, reducing the footprint area of the memory array with a given memory cell density.Type: GrantFiled: July 24, 2018Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Abhishek A. Sharma, Juan G. Alzate-Vinasco, Fatih Hamzaoglu, Bernhard Sell, Pei-hua Wang, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Umut Arslan, Travis W. Lajoie, Chieh-jen Ku
-
Patent number: 11450750Abstract: Embodiments herein describe techniques for a thin-film transistor (TFT). The transistor includes a source electrode oriented in a horizontal direction, and a channel layer in contact with a portion of the source electrode and oriented in a vertical direction substantially orthogonal to the horizontal direction. A gate dielectric layer conformingly covers a top surface of the source electrode and surfaces of the channel layer. A gate electrode conformingly covers a portion of the gate dielectric layer. A drain electrode is above the channel layer, oriented in the horizontal direction. A current path is to include a current portion from the source electrode along a gated region of the channel layer under the gate electrode in the vertical direction, and a current portion along an ungated region of the channel layer in the horizontal direction from the gate electrode to the drain electrode. Other embodiments may be described and/or claimed.Type: GrantFiled: September 28, 2018Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Nazila Haratipour, Tahir Ghani, Jack T. Kavalieros, Gilbert Dewey, Benjamin Chu-Kung, Seung Hoon Sung, Van H. Le, Shriram Shivaraman, Abhishek Sharma
-
Patent number: 11444205Abstract: Embodiments herein describe techniques for a semiconductor device including a substrate and a transistor above the substrate. The transistor includes a channel layer above the substrate, a conductive contact stack above the substrate and in contact with the channel layer, and a gate electrode separated from the channel layer by a gate dielectric layer. The conductive contact stack may be a drain electrode or a source electrode. In detail, the conductive contact stack includes at least a metal layer, and at least a metal sealant layer to reduce hydrogen diffused into the channel layer through the conductive contact stack. Other embodiments may be described and/or claimed.Type: GrantFiled: September 26, 2018Date of Patent: September 13, 2022Assignee: Intel CorporatiionInventors: Arnab Sen Gupta, Matthew Metz, Benjamin Chu-Kung, Abhishek Sharma, Van H. Le, Miriam R. Reshotko, Christopher J. Jezewski, Ryan Arch, Ande Kitamura, Jack T. Kavalieros, Seung Hoon Sung, Lawrence Wong, Tahir Ghani
-
Patent number: 11444204Abstract: Techniques and mechanisms for improved performance characteristics of a transistor device. In an embodiment, a transistor of an integrated circuit comprises a source, a drain, a gate, a gate dielectric and a semiconductor structure which adjoins the gate dielectric. The semiconductor structure is configured to provide a conductive channel between the source and drain. The semiconductor structure includes first, second and third portions, the second portion between the source and the gate, and the third portion between the drain and the gate, wherein the first portion connects the second portion and third portion to one another. A thickness of the first portion is less than another thickness of one of the second portion or the third portion. In another embodiment, the locations of thicker portions of semiconductor structure mitigate overall transistor capacitance, while a thinner intermediary portion of the semiconductor structure promotes good sub-threshold swing characteristics.Type: GrantFiled: March 28, 2018Date of Patent: September 13, 2022Assignee: Intel CorporationInventors: Abhishek A. Sharma, Van H. Le, Sean T. Ma, Jack Kavalieros, Benjamin Chu-Kung
-
Patent number: 11437405Abstract: Embodiments herein describe techniques for an integrated circuit (IC). The IC may include a first transistor, an insulator layer above the first transistor, and a second transistor above the insulator layer. The first transistor may be a p-type transistor including a channel in a substrate, a first source electrode, and a first drain electrode. A first metal contact may be coupled to the first source electrode, while a second metal contact may be coupled to the first drain electrode. The insulator layer may be next to the first metal contact, and next to the second metal contact. The second transistor may include a second source electrode, and a second drain electrode. The second source electrode may be coupled to the first metal contact, or the second drain electrode may be coupled to the second metal contact. Other embodiments may be described and/or claimed.Type: GrantFiled: June 29, 2018Date of Patent: September 6, 2022Assignee: Intel CorporationInventors: Gilbert Dewey, Patrick Morrow, Aaron Lilak, Willy Rachmady, Anh Phan, Ehren Mannebach, Hui Jae Yoo, Abhishek Sharma, Van H. Le, Cheng-Ying Huang
-
Patent number: 11417770Abstract: Embodiments herein describe techniques for a thin-film transistor (TFT), which may include a substrate oriented in a horizontal direction and a transistor above the substrate. The transistor includes a gate electrode above the substrate, a gate dielectric layer around the gate electrode, and a channel layer around the gate dielectric layer, all oriented in a vertical direction substantially orthogonal to the horizontal direction. Furthermore, a first metal electrode located in a first metal layer is coupled to a first portion of the channel layer by a first short via, and a second metal electrode located in a second metal layer is coupled to a second portion of the channel layer by a second short via. Other embodiments may be described and/or claimed.Type: GrantFiled: September 26, 2018Date of Patent: August 16, 2022Assignee: Intel CorporationInventors: Abhishek Sharma, Nazila Haratipour, Seung Hoon Sung, Benjamin Chu-Kung, Gilbert Dewey, Shriram Shivaraman, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Matthew V. Metz, Arnab Sen Gupta
-
Patent number: 11417775Abstract: Disclosed herein are transistor gate-channel arrangements that may be implemented in nanowire thin film transistors (TFTs) with textured semiconductors, and related methods and devices. An example transistor gate-channel arrangement may include a substrate, a channel material that includes a textured thin film semiconductor material shaped as a nanowire, a gate dielectric that at least partially wraps around the nanowire, and a gate electrode material that wraps around the gate dielectric. Implementing textured thin film semiconductor channel materials shaped as a nanowire and having a gate stack of a gate dielectric and a gate electrode material wrapping around the nanowire advantageously allows realizing gate all-around or bottom-gate transistor architectures for TFTs with textured semiconductor channel materials.Type: GrantFiled: July 24, 2018Date of Patent: August 16, 2022Assignee: Intel CorporationInventors: Shriram Shivaraman, Van H. Le, Abhishek A. Sharma, Gilbert W. Dewey, Benjamin Chu-Kung, Miriam R. Reshotko, Jack T. Kavalieros, Tahir Ghani