Patents by Inventor Wei Hwang
Wei Hwang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8437178Abstract: A static random access memory cell includes a latch unit. The latch unit includes a bi-inverting circuit and a switching circuit. The bi-inverting circuit has a first terminal and a second terminal. The switching circuit is electrically connected between the first terminal and the second terminal, wherein when the switching circuit is turned on, the switching circuit forms a feedback between the first terminal and the second terminal for latching the latch unit; and when the switching circuit is turned off, the feedback is removed to cause the SRAM cell to write a data bit to the latch unit.Type: GrantFiled: April 28, 2011Date of Patent: May 7, 2013Assignee: National Chiao Tung UniversityInventors: Yi-Te Chiu, Ming-Hung Chang, Hao-I Yang, Wei Hwang
-
Patent number: 8427224Abstract: On-chip active decoupling capacitors for regulating the voltage of an integrated circuit include a reference voltage generator, a latch-based comparator and switched DECAPs. The latched-based comparator is for comparing a reference voltage generated by the reference voltage generator and a supply voltage of the integrated circuit and outputting a comparison result. The switched DECAPs includes at least two capacitors and a plurality of switches, and coupling the at least two capacitors into a parallel configuration to sink current or a series configuration to source current based on the comparison result output by the latch-based comparator. The aforementioned on-chip active decoupling capacitors not only have lower power consumption, but also larger detection range.Type: GrantFiled: July 26, 2011Date of Patent: April 23, 2013Assignee: National Chiao Tung UniversityInventors: Tien-Hung Lin, Po-Tsang Huang, Wei Hwang
-
Patent number: 8419274Abstract: A fully on-chip temperature, process, and voltage sensor includes a voltage sensor, a process sensor and a temperature sensor. The temperature sensor includes a bias current generator, a ring oscillator, a fixed pulse generator, an AND gate, and a first counter. The bias current generator generates an output current related to temperature according to the operating voltage of chip. The ring oscillator generates an oscillation signal according to the output current. The fixed pulse generator generates a fixed pulse signal. The AND gate is connected to the ring oscillator and the fixed pulse generator for performing a logic AND operation on the oscillation signal and the fixed pulse signal, and generating a temperature sensor signal.Type: GrantFiled: October 22, 2010Date of Patent: April 16, 2013Assignee: National Chiao Tung UniversityInventors: Shi-Wen Chen, Ming-Hung Chang, Wei-Chih Hsieh, Wei Hwang
-
Patent number: 8385149Abstract: The present invention proposes a gate oxide breakdown-withstanding power switch structure, which is connected with an SRAM and comprises a first CMOS switch and a second CMOS switch respectively having different gate-oxide thicknesses or different threshold voltages. The CMOS switch, which has a normal gate-oxide thickness or a normal threshold voltage, provides current for the SRAM to wake up the SRAM from a standby or sleep mode to an active mode. The CMOS switch, which has a thicker gate-oxide thickness or a higher threshold voltage, provides current for the SRAM to work in an active mode. The present invention prevents a power switch from gate-oxide breakdown lest noise margin, stabilization and performance of SRAM be affected.Type: GrantFiled: March 30, 2011Date of Patent: February 26, 2013Assignee: National Chiao Tung UniversityInventors: Hao-I Yang, Ching-Te Chuang, Wei Hwang
-
Publication number: 20130028324Abstract: A method and device for decoding a scalable video signal utilizing an inter-layer prediction are provided herein. An inter-layer pre-fetch scheme (IPS) is presented to improve the performance for scalable video coding (SVC) decoder. With proposed invention, the required information for inter-layer prediction in SVC technique will be pre-fetched ahead when reconstructing the enhancement layer so that the cache miss rate can be reduced significantly. Accordingly, the execution time and memory energy consumptions can be improved.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: YUNG CHANG, PO-TSANG HUANG, WEI HWANG, YU-CHEN CHEN, GWO-LONG LI, TIAN-SHEUAN CHANG
-
Publication number: 20130027122Abstract: On-chip active decoupling capacitors for regulating the voltage of an integrated circuit include a reference voltage generator, a latch-based comparator and switched DECAPs. The latched-based comparator is for comparing a reference voltage generated by the reference voltage generator and a supply voltage of the integrated circuit and outputting a comparison result. The switched DECAPs includes at least two capacitors and a plurality of switches, and coupling the at least two capacitors into a parallel configuration to sink current or a series configuration to source current based on the comparison result output by the latch-based comparator. The aforementioned on-chip active decoupling capacitors not only have lower power consumption, but also larger detection range.Type: ApplicationFiled: July 26, 2011Publication date: January 31, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: TIEN-HUNG LIN, PO-TSANG HUANG, WEI HWANG
-
Publication number: 20130031327Abstract: Different processor elements in multi-task/multi-core system on chip may have different memory requirements at runtime. The method for adaptively allocating cache memory re-allocates the cache resource by updating the bank assignment table. According to the associativity-based partitioning scheme, centralized memory is separated into several groups of SRAM banks which are numbered differently. These groups are assigned to different processor elements to be L2 caches. The bank assignment information is recoded in bank assignment table, and is updated by system profiling engine. By changing the information in bank assignment table, the cache resource re-allocation for processor elements is achieved.Type: ApplicationFiled: July 28, 2011Publication date: January 31, 2013Inventors: Yung CHANG, Po-Tsang Huang, Wei Hwang
-
Patent number: 8345504Abstract: A Random Access Memory (RAM) with a plurality of cells is provided. In an embodiment, the cells of a same column are coupled to a same pair of bit-lines and are associated to a same power controller. Each cell has two inverters; the power controller has two power-switches. For the cells of the same column, the two power-switches respectively perform independent supply voltage controls for the two inverters in each cell according to data-in voltages of the bit-lines during Write operation.Type: GrantFiled: January 19, 2011Date of Patent: January 1, 2013Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Yi-Wei Lin, Wei Hwang, Wei-Chiang Shih, Chia-Cheng Chen
-
Publication number: 20120307548Abstract: An innovative dual-port subthreshold static random access memory (SRAM) cell for sub-threshold voltage operation is disclosed. During write mode, the dual-port subthreshold SRAM cell would cut off the positive feedback loop of the inverters and utilize the reverse short-channel effect to enhance write capability. The single-ended read/write port structure further reduces power consumption of the lengthy bit line. Therefore, the dual-port subthreshold SRAM cell is a suitable for long operation in a first-in first-out memory system. Although the lower voltage reduces the stability of the memory cell, the dual-port subthreshold SRAM cell of the present invention can still stably operate.Type: ApplicationFiled: September 23, 2011Publication date: December 6, 2012Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Yi-Te Chiu, Ming-Hung Chang, Hao-I Yang, Wei Hwang
-
Patent number: 8320164Abstract: A static random access memory with data controlled power supply, which comprises a memory cell circuit and at least one Write-assist circuit, for providing power to the memory cell circuit according to data to be written to the memory cell circuit.Type: GrantFiled: January 5, 2011Date of Patent: November 27, 2012Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Mao-Chih Hsia, Yung-Wei Lin, Chien-Yu Lu, Ming-Hsien Tu, Wei Hwang, Shyh-Jye Jou, Chia-Cheng Chen, Wei-Chiang Shih
-
Publication number: 20120230086Abstract: A static random access memory cell includes a latch unit. The latch unit includes a bi-inverting circuit and a switching circuit. The bi-inverting circuit has a first terminal and a second terminal. The switching circuit is electrically connected between the first terminal and the second terminal, wherein when the switching circuit is turned on, the switching circuit forms a feedback between the first terminal and the second terminal for latching the latch unit; and when the switching circuit is turned off, the feedback is removed to cause the SRAM cell to write a data bit to the latch unit.Type: ApplicationFiled: April 28, 2011Publication date: September 13, 2012Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Yi-Te Chiu, Ming-Hung Chang, Hao-I Yang, Wei Hwang
-
Patent number: 8259510Abstract: A disturb-free static random access memory cell includes: a latch circuit having a first access terminal and a second access terminal; a first switching circuit having a first bit transferring terminal coupled to the first access terminal, a first control terminal coupled to a first write word line, and a second bit transferring terminal; a second switching circuit having a third bit transferring terminal coupled to the second access terminal, a second control terminal coupled to a second write word line, and a fourth bit transferring terminal coupled to the second bit transferring terminal; a third switching circuit having a fifth bit transferring terminal coupled to the fourth bit transferring terminal, a third control terminal coupled to a word line, and a sixth bit transferring terminal coupled to a bit line; and a sensing amplifier coupled to the bit line, for determining a bit value appearing at the bit line.Type: GrantFiled: May 3, 2010Date of Patent: September 4, 2012Assignees: Faraday Technology Corp., National Chiao Tung UniversityInventors: Ching-Te Chuang, Hao-I Yang, Jihi-Yu Lin, Shyh-Chyi Yang, Ming-Hsien Tu, Wei Hwang, Shyh-Jye Jou, Kun-Ti Lee, Hung-Yu Li
-
Patent number: 8258741Abstract: A solar power management system is provided for managing electric energy conversion by a photovoltaic cell module, supplying the converted electric energy to an external load, and storing the converted electric energy in a battery. The solar power management system comprises a multiphase maximum power tracking (MPT) module, a charging circuit, and a voltage conversion module. The multiphase MPT module regulates output current of the photovoltaic cell module to output maximum power within the high limit thereof and obtain improved solar energy conversion efficiency. The voltage conversion module converts the electric energy generated by the photovoltaic cell module into different voltage formats, such as 5.6V DC, 1.0V DC, 0.6˜0.3V DC low voltage, or ?1.2V DC negative voltage, to meet different external load requirements. The solar power management system has simple circuitry and can be configured as a system on chip (SoC) at reduced cost while provides very wide applications.Type: GrantFiled: July 8, 2010Date of Patent: September 4, 2012Assignee: National Chiao Tung UniversityInventors: Chun-Yi Wu, Wei-Chih Hsieh, Wei Hwang
-
Patent number: 8237477Abstract: A programmable clock generator, which is used in dynamic-voltage-and-frequency-scaling (DVFS) operated in Sub- and Near-Threshold region. The programmable clock generator includes first pulse generating unit and a pulse multiplier. A first counter is configured to generate a first counting signal, so as to control the phase detector comparing the phase difference between a first pulse signal and a second pulse signal. A first control signal is transmitted by a control unit in accordance with a phase difference signal, and the phase of the second pulse signal is adjusted by a lock-in delay unit, so that a predetermined phase is generated between the first pulse signal and the second pulse signal. The PVT variation may be compensated by the programmable clock generator during the sub threshold region. Therefore, the period of reference clock is in the locking range of lock-in delay line.Type: GrantFiled: May 18, 2011Date of Patent: August 7, 2012Assignee: National Chiao Tung UniversityInventors: Chung-Ying Hsieh, Ming-Hung Chang, Wei Hwang
-
Publication number: 20120169394Abstract: A method buffers clock skew by using a logical effort, and is applicable to a clock tree that stays in a strong-inversion region, a moderate-inversion region, or a weak-inversion region. The method includes establishing in the clock tree a temperature sensor and a tunable-width buffer, and establishing width and temperature comparative lists according to a logical effort equation, for the tunable-width buffer to be individually applied to the strong-inversion region, the moderate-inversion region, and the weak-inversion region; selecting one from the width and temperature comparative lists that corresponds to one of the inversion regions in which the clock tree stays, enabling the temperature sensor to sense a temperature, and searching the selected width and temperature comparative list for a width that corresponds to the temperature sensed by the temperature sensor; and enabling the tunable-width buffer to perform a width modulation process according to the searched width.Type: ApplicationFiled: June 8, 2011Publication date: July 5, 2012Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Chung-Ying Hsieh, Ming-Hung Chang, Wei Hwang
-
Publication number: 20120170616Abstract: An apparatus and a method for sensing temperature are provided. The apparatus includes a first oscillation circuit, a pulse width generator, and a comparison circuit. The first oscillation circuit is for generating a first signal having a first frequency which is related to a to-be-sensed temperature. The pulse width generator is for generating a pulse width signal, the pulse width signal having a pulse width related to the to-be-sensed temperature. The comparison circuit is for generating an output signal indicative of the value of the to-be-sensed temperature according to the first signal and the pulse width signal.Type: ApplicationFiled: May 27, 2011Publication date: July 5, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Kun-Ju Tsai, Shang-Yuan Lin, Shi-Wen Chen, Ming-Hung Chang, Wei Hwang
-
Publication number: 20120087196Abstract: The present invention proposes a gate oxide breakdown-withstanding power switch structure, which is connected with an SRAM and comprises a first CMOS switch and a second CMOS switch respectively having different gate-oxide thicknesses or different threshold voltages. The CMOS switch, which has a normal gate-oxide thickness or a normal threshold voltage, provides current for the SRAM to wake up the SRAM from a standby or sleep mode to an active mode. The CMOS switch, which has a thicker gate-oxide thickness or a higher threshold voltage, provides current for the SRAM to work in an active mode. The present invention prevents a power switch from gate-oxide breakdown lest noise margin, stabilization and performance of SRAM be affected.Type: ApplicationFiled: March 30, 2011Publication date: April 12, 2012Inventors: Hao-I YANG, Ching-Te Chuang, Wei Hwang
-
Publication number: 20120083767Abstract: An implantable bioreactor containing a barrier which is designed to allow the release of cell-derived biomolecules, but restricts the entry of immunologic and other cells, or the egress of the cells contained within the bioreactor. Two broad classes of implantable bioreactors are envisioned, encompassing devices for both systemic delivery of the bio-products and local delivery at the target tissue. Bioreactors of both classes can be implanted via surgery, through percutaneous techniques, or other techniques which effect implantation.Type: ApplicationFiled: October 3, 2011Publication date: April 5, 2012Applicant: The Johns Hopkins UniversityInventors: Gary Gerstenblith, Jason Benkoski, Jeffrey Brinker, George Coles, Chao-Wei Hwang, Peter Johnston, Gordon Tomaselli, Robert G. Weiss, Steven P. Schulman
-
Patent number: 8138795Abstract: The present invention provides a self-aware power control system and a method for determining the circuit state. The self-aware adaptive power control architecture comprises of a multi-mode power gating network, a current monitoring translator, a variable threshold comparator, a slack detector, and a bi-directional shift register. The multi-mode power gating network controls the amount of supply current and hence the circuit speed. The power gating network can be composed of either N-type MOSFETs for virtual ground insertion or P-type MOSFETs for virtual supply insertion. The number of MOSFETs in the multi-mode power gating network can be configured according to the supply range and step difference of the supply current. Then, by monitoring the current characteristics drained by target circuit, the circuit state can be determined. No delay matching circuit is required. Together with other peripherals, the supply current can be down controlled to a minimum acceptable level.Type: GrantFiled: January 9, 2008Date of Patent: March 20, 2012Assignee: National Chiao Tung UniversityInventors: Wei-Chih Hseih, Wei Hwang
-
Publication number: 20120051395Abstract: A fully on-chip temperature, process, and voltage sensor includes a voltage sensor, a process sensor and a temperature sensor. The temperature sensor includes a bias current generator, a ring oscillator, a fixed pulse generator, an AND gate, and a first counter. The bias current generator generates an output current related to temperature according to the operating voltage of chip. The ring oscillator generates an oscillation signal according to the output current. The fixed pulse generator generates a fixed pulse signal. The AND gate is connected to the ring oscillator and the fixed pulse generator for performing a logic AND operation on the oscillation signal and the fixed pulse signal, and generating a temperature sensor signal.Type: ApplicationFiled: October 22, 2010Publication date: March 1, 2012Inventors: Shi-Wen CHEN, Ming-Hung CHANG, Wei-Chih HSIEH, Wei HWANG