Patents by Inventor Yoshiaki Saito
Yoshiaki Saito has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120074984Abstract: A look-up table circuit according to an embodiment includes: a variable resistance circuit including variable resistance devices and selecting a variable resistance device from the variable resistance devices based on an input signal; a reference circuit having a resistance value between the largest resistance value and the smallest resistance value of the variable resistance circuit; a first n-channel MOSFET including a source connected to a terminal of the variable resistance circuit and a gate connected to a drain; a second n-channel MOSFET including a source connected to a terminal of the reference circuit and a gate connected to the gate of the first n-channel MOSFET; a first current supply circuit to supply a current to the variable resistance circuit; a second current supply circuit to supply a current to the reference circuit; and a comparator comparing voltages at a first input terminal and a second input terminal.Type: ApplicationFiled: September 21, 2011Publication date: March 29, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideyuki SUGIYAMA, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Patent number: 8139403Abstract: Certain embodiments provide a spin memory including a memory cell including a ferromagnetic stacked film that has a stacked structure in which a first ferromagnetic layer, a first nonmagnetic layer, a second ferromagnetic layer, a second nonmagnetic layer, and a third ferromagnetic layer are stacked in this order or reverse order, the third ferromagnetic layer and the second ferromagnetic layer being antiferromagnetically exchange-coupled via the second nonmagnetic layer. The ferromagnetic stacked film includes a current path in which a first and second write currents flow from the first ferromagnetic layer to the third ferromagnetic layer to write a first and second magnetization states into the first ferromagnetic layer respectively, and the second write current is higher than the first write current.Type: GrantFiled: September 20, 2010Date of Patent: March 20, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Hisanori Aikawa, Masahiko Nakayama, Tatsuya Kishi, Hiroaki Yoda, Yoshiaki Saito
-
Patent number: 8134193Abstract: It is possible to reduce a current required for spin injection writing. A magneto-resistance effect element includes: a first magnetization pinned layer; a magnetization free layer; a tunnel barrier layer; a second magnetization pinned layer whose direction of magnetization is pinned to be substantially anti-parallel to the direction of magnetization of the first magnetization pinned layer, and; a non-magnetic layer.Type: GrantFiled: June 28, 2011Date of Patent: March 13, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Yoshiaki Saito, Hideyuki Sugiyama
-
Patent number: 8111087Abstract: A semiconductor integrated circuit includes an n-channel spin FET including one of a magnetic tunnel junction and a magneto-semiconductor junction, the n-channel spin FET including a gate terminal to receive an input signal, a source terminal to receive a first power supply potential, and a drain terminal connected to an output terminal, a p-channel FET including a gate terminal to receive a clock signal, a source terminal to receive a second power supply potential, and a drain terminal connected to the output terminal, a subsequent circuit connected to the output terminal, and a control circuit which turns on the p-channel FET to start charging the output terminal, then turns off the p-channel FET to end the charging, and supplies the input signal to the gate terminal of the n-channel spin FET.Type: GrantFiled: March 23, 2009Date of Patent: February 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Mizue Ishikawa, Hideyuki Sugiyama, Yoshiaki Saito
-
Publication number: 20120024146Abstract: The present invention provides a control method and a control apparatus for a vehicle that make it possible to moderate or completely eliminate the impacts generated when the bucket is operated in a tilt direction, from a state in which the bucket in a dump position is forcibly actuated in the tilt direction and the bucket hydraulic cylinder is pressurized by the lifting operation of the boom and also to perform the boom lifting operation with good operability and workability.Type: ApplicationFiled: March 25, 2010Publication date: February 2, 2012Inventor: Yoshiaki Saito
-
Publication number: 20120019283Abstract: A spin MOSFET includes: a first ferromagnetic layer provided on a semiconductor substrate, and having a fixed magnetization direction perpendicular to a film plane; a semiconductor layer provided on the first ferromagnetic layer, including a lower face opposed to the upper face of the first ferromagnetic layer, an upper face opposed to the lower face, and side faces different from the lower and upper faces; a second ferromagnetic layer provided on the upper face of the semiconductor layer, and having a variable magnetization direction perpendicular to a film plane; a first tunnel barrier provided on the second ferromagnetic layer; a third ferromagnetic layer provided on the first tunnel barrier; a gate insulating film provided on the side faces of the semiconductor layer; and a gate electrode provided on the side faces of the semiconductor layer with the gate insulating film being interposed therebetween.Type: ApplicationFiled: September 9, 2011Publication date: January 26, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki SAITO, Hideyuki Sugiyama, Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa
-
Publication number: 20120003070Abstract: The construction vehicle is provided with an engine, a clutch, a travel device, a work equipment, a drive force setting dial, and a controller that includes: a theoretical value determination unit that determines a theoretical value, for the degree of engagement to make the upper limit value of the drive force equal to a set drive force; an operational state determination unit that determines whether the work equipment is outputting the drive force in a predetermined travel direction; a drive force determination unit that determines whether the drive force is greater than the set drive force; and a degree of engagement reduction unit that, if of operational state determination and of drive force determination are both affirmative, causes the degree of engagement to approach the theoretical value.Type: ApplicationFiled: March 15, 2010Publication date: January 5, 2012Applicant: KOMATSU LTD.Inventors: Mamoru Tochizawa, Koji Takahashi, Yoshiaki Saito
-
Publication number: 20110318156Abstract: The construction machine includes a propulsion device the working equipment, and a controller that controls the propulsion device. The controller performs attitude determination of determining whether or not the present attitude of the working equipment corresponds to a predetermined attitude, performs propulsion determination of determining whether or not the present propulsive operation of the propulsion device corresponds to a predetermined propulsive operation performed while performing a predetermined construction task that applies an over load to the working equipment, performs driving force determination of determining whether or not the magnitude of the present propelling force corresponds to a predetermined magnitude at which an over load is applied to the working equipment, and reduces the propelling force outputted from the propulsion device when the results of attitude determination, propulsion determination, and driving force determination are affirmative.Type: ApplicationFiled: March 11, 2010Publication date: December 29, 2011Applicant: KOMATSU LTD.Inventors: Yoshiaki Saito, Masatsugu Numazaki
-
Publication number: 20110316104Abstract: It is possible to reduce a current required for spin injection writing. A magneto-resistance effect element includes: a first magnetization pinned layer; a magnetization free layer; a tunnel barrier layer; a second magnetization pinned layer whose direction of magnetization is pinned to be substantially anti-parallel to the direction of magnetization of the first magnetization pinned layer, and; a non-magnetic layer.Type: ApplicationFiled: June 28, 2011Publication date: December 29, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoaki INOKUCHI, Yoshiaki Saito, Hideyuki Sugiyama
-
Publication number: 20110248325Abstract: A spin transistor includes a non-magnetic semiconductor substrate having a channel region, a first area, and a second area. The channel region is between the first and the second areas. The spin transistor also includes a first conductive layer located above the first area and made of a ferromagnetic material magnetized in a first direction; and a second conductive layer located above the second area and made of a ferromagnetic material magnetized in one of the first direction and a second direction that is antiparallel with respect to the first direction. The channel region introduces electron spin between the conductive layers. The spin transistor also includes a gate electrode located between the conductive layers and above the channel region; and a tunnel barrier film located between the non-magnetic semiconductor substrate and at least one of the conductive layers.Type: ApplicationFiled: June 22, 2011Publication date: October 13, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki SAITO, Hideyuki Sugiyama
-
Patent number: 8026561Abstract: A spin MOSFET includes: a first ferromagnetic layer provided on an upper face of a semiconductor substrate, and having a fixed magnetization direction perpendicular to a film plane; a semiconductor layer provided on an upper face of the first ferromagnetic layer, including a lower face opposed to the upper face of the first ferromagnetic layer, an upper face opposed to the lower face, and side faces different from the lower face and the upper face; a second ferromagnetic layer provided on the upper face of the semiconductor layer, and having a variable magnetization direction perpendicular to a film plane; a first tunnel barrier provided on an upper face of the second ferromagnetic layer; a third ferromagnetic layer provided on an upper face of the first tunnel barrier; a gate insulating film provided on the side faces of the semiconductor layer; and a gate electrode provided on the side faces of the semiconductor layer with the gate insulating film being interposed therebetween.Type: GrantFiled: March 17, 2010Date of Patent: September 27, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa
-
Publication number: 20110228596Abstract: Certain embodiments provide a spin memory including a memory cell including a ferromagnetic stacked film that has a stacked structure in which a first ferromagnetic layer, a first nonmagnetic layer, a second ferromagnetic layer, a second nonmagnetic layer, and a third ferromagnetic layer are stacked in this order or reverse order, the third ferromagnetic layer and the second ferromagnetic layer being antiferromagnetically exchange-coupled via the second nonmagnetic layer. The ferromagnetic stacked film includes a current path in which a first and second write currents flow from the first ferromagnetic layer to the third ferromagnetic layer to write a first and second magnetization states into the first ferromagnetic layer respectively, and the second write current is higher than the first write current.Type: ApplicationFiled: September 20, 2010Publication date: September 22, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Hisanori Aikawa, Masahiko Nakayama, Tatsuya Kishi, Hiroaki Yoda, Yoshiaki Saito
-
Publication number: 20110209916Abstract: Provided are a sheathed wire that can be processed without being covered with a protective material, a sheathed wire with a terminal, and a method of producing a sheathed wire with a terminal. In a sheathed wire (10) including: a core (16) made of a conductor (12) covered with an insulator (14); and a sheath (18) covering the circumferential surface of the core (16), at least a part of the sheath (18) is provided slidably with respect to the core (16) in the axial direction of the core (16), and the slidable part of the sheath (18) has a slit (20) from the outer surface thereof to the inner surface thereof in a manner that the slit (20) extends in the axial direction.Type: ApplicationFiled: August 7, 2009Publication date: September 1, 2011Applicants: FUJIKURA LTD., YONEZAWA ELECTRIC WIRE CO., LTD.Inventors: Shuji Iwamoto, Fumio Yajima, Yumiko Tanaka, Yoshiaki Saito, Yoshiaki Ishikawa, Katsuyuki Numazawa
-
Patent number: 8004029Abstract: A spin transistor includes a non-magnetic semiconductor substrate having a channel region, a first area, and a second area. The channel region is between the first and the second areas. The spin transistor also includes a first conductive layer located above the first area and made of a ferromagnetic material magnetized in a first direction; and a second conductive layer located above the second area and made of a ferromagnetic material magnetized in one of the first direction and a second direction that is antiparallel with respect to the first direction. The channel region introduces electron spin between the conductive layers. The spin transistor also includes a gate electrode located between the conductive layers and above the channel region; and a tunnel barrier film located between the non-magnetic semiconductor substrate and at least one of the conductive layers.Type: GrantFiled: December 15, 2009Date of Patent: August 23, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Saito, Hideyuki Sugiyama
-
Publication number: 20110194342Abstract: Certain embodiments provide a nonvolatile memory circuit in which a first p-channel MOS transistor and a first n-channel spin MOS transistor are connected in series, a second p-channel MOS transistor and a second n-channel spin MOS transistor are connected in series, gates of the first p-channel MOS transistor and the first n-channel spin MOS transistor are connected, gates of the second p-channel MOS transistor and the second n-channel spin MOS transistor are connected, a first n-channel transistor includes a drain connected to a drain of the first p-channel transistor and the gate of the second p-channel transistor, a second n-channel transistor includes a drain connected to a drain of the second p-channel transistor and the gate of the first p-channel transistor, and gates of the first and second n-channel transistors are connected.Type: ApplicationFiled: September 24, 2010Publication date: August 11, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Hideyuki SUGIYAMA, Tetsufumi TANAMOTO, Takao MARUKAME, Mizue ISHIKAWA, Tomoaki INOKUCHI, Yoshiaki SAITO
-
Patent number: 7977719Abstract: It is possible to reduce a current required for spin injection writing. A magneto-resistance effect element includes: a first magnetization pinned layer; a magnetization free layer; a tunnel barrier layer; a second magnetization pinned layer whose direction of magnetization is pinned to be substantially anti-parallel to the direction of magnetization of the first magnetization pinned layer, and; a non-magnetic layer.Type: GrantFiled: December 14, 2009Date of Patent: July 12, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Yoshiaki Saito, Hideyuki Sugiyama
-
Patent number: 7973351Abstract: A stack includes a crystalline MgO layer, crystalline Heusler alloy layer, and amorphous Heusler alloy layer. The crystalline Heusler alloy layer is provided on the MgO layer. The amorphous Heusler alloy layer is provided on the crystalline Heusler alloy layer.Type: GrantFiled: September 23, 2009Date of Patent: July 5, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Hideyuki Sugiyama, Yoshiaki Saito
-
Patent number: 7956395Abstract: A spin transistor includes a first ferromagnetic layer provided on a substrate and having an invariable magnetization direction, a second ferromagnetic layer provided on the substrate apart from the first ferromagnetic layer in a first direction, and having a variable magnetization direction, a plurality of projecting semiconductor layers provided on the substrate to extend in the first direction, and sandwiched between the first ferromagnetic layer and the second ferromagnetic layer, a plurality of channel regions respectively provided in the projecting semiconductor layers, and a gate electrode provided on the channel regions.Type: GrantFiled: August 28, 2008Date of Patent: June 7, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Mizue Ishikawa, Hideyuki Sugiyama, Yoshiaki Saito
-
Patent number: 7943974Abstract: A spin MOS field effect transistor includes a source electrode and a drain electrode each having a structure obtained by stacking an impurity diffusion layer, a (001)-oriented MgO layer and a Heusler alloy. The impurity diffusion layer is formed in a surface region of a semiconductor layer. The (001)-oriented MgO layer is formed on the impurity diffusion layer. The Heusler alloy is formed on the MgO layer.Type: GrantFiled: March 31, 2010Date of Patent: May 17, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Mizue Ishikawa, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Publication number: 20110108898Abstract: A spin memory includes a magneto-resistance element having a first ferromagnetic layer in which a magnetization direction is pinned, a second ferromagnetic layer in which a magnetization direction changes, and a first nonmagnetic layer between the first and second ferromagnetic layers, a lower electrode and an upper electrode extending in a direction between 45 degrees and 90 degrees relative to an axis of hard magnetization of the second ferromagnetic layer, and sandwiching the magneto-resistance element at one end in a longitudinal direction, a switching element connected to another end in a longitudinal direction of the lower electrode, and a bit line connected to another end in a longitudinal direction of the upper electrode, wherein writing is carried out by supplying spin-polarized electrons to the second ferromagnetic layer and applying a magnetic field from the lower electrode and the upper electrode to the second ferromagnetic layer.Type: ApplicationFiled: August 5, 2010Publication date: May 12, 2011Inventors: Tomoaki Inokuchi, Yoshiaki Saito, Hideyuki Sugiyama