Method of Multi-Chip Wafer Level Packaging

Abstract

A method of multi-chip wafer level packaging comprises forming a reconfigured wafer using a plurality of photo-sensitive material layers. A plurality of semiconductor chips and wafers are embedded in the photo-sensitive material layers. Furthermore, a variety of through assembly vias are formed in the photo-sensitive material layers. Each semiconductor chip embedded in the photo-sensitive material layers is connected to input/output pads through connection paths formed by the through assembly vias.

Description

BACKGROUND

The semiconductor industry has experienced rapid growth due to continuous improvements in the integration density of a variety of electronic components (e.g., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature size, which allows more components to be integrated into a given area. As the demand for even smaller electronic devices has grown recently, there has grown a need for smaller and more creative packaging techniques of semiconductor dies.

As semiconductor technologies evolve, multi-chip wafer level package based semiconductor devices have emerged as an effective alternative to further reduce the physical size of a semiconductor chip. In a wafer level package based semiconductor device, active circuits such as logic, memory, processor circuits and the like are fabricated on different wafers and each wafer die is stacked on top of another wafer die using pick-and-place techniques. Much higher density can be achieved by employing multi-chip semiconductor devices. Furthermore, multi-chip semiconductor devices can achieve smaller form factors, cost-effectiveness, increased performance and lower power consumption.

A multi-chip semiconductor device may comprise a top active circuit layer, a bottom active circuit layer and a plurality of inter-layers. In a multi-chip semiconductor device, two dies may be bonded together through a plurality of micro bumps and electrically coupled to each other through a plurality of through-silicon vias. The micro bumps and through-silicon vias provide an electrical interconnection in the vertical axis of the multi-chip semiconductor device. As a result, the signal paths between two semiconductor dies are shorter than those in a traditional multi-chip device in which different dies are bonded together using interconnection technologies such as wire bonding based chip stacking packages. A multi-chip semiconductor device may comprise a variety of semiconductor dies stacked together. The multiple semiconductor dies are packaged before the wafer has been diced. The wafer level package technology has some advantages. One advantageous feature of packaging multiple semiconductor dies at the wafer level is multi-chip wafer level package techniques may reduce fabrication costs. Another advantageous feature of wafer level package based multi-chip semiconductor devices is that parasitic losses are reduced by employing micro bumps and through-silicon vias.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIG. 1 illustrates a cross sectional view of a multi-chip semiconductor device in accordance with an embodiment;

FIGS. 2A-2E are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with an embodiment;

FIGS. 3A-3I are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with another embodiment; and

FIGS. 4A-4H are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with yet another embodiment.

Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the various embodiments and are not necessarily drawn to scale.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the present embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

The present disclosure will be described with respect to embodiments in a specific context, a multi-chip wafer level semiconductor package. The embodiments may also be applied, however, to a variety of semiconductor devices.

Referring initially to FIG. 1, a cross sectional view of a multi-chip semiconductor device is illustrated in accordance with an embodiment. The multi-chip semiconductor device 100 comprises a first semiconductor die 131, a second semiconductor die 132 and a third semiconductor die 133. As shown in FIG. 1, the first semiconductor die 131, the second semiconductor die 132 and the third semiconductor die 133 are stacked together to form the multi-chip semiconductor device 100. More particularly, the backside of the second semiconductor die 132 is attached to the front side of the first semiconductor die 131 using a first adhesive layer 126. Likewise, the backside of the third semiconductor die 133 is attached to a photo-sensitive material layer 108 using a second adhesive layer 124.

The multi-chip semiconductor device 100 further comprises a plurality of solder balls 110 as input/output (I/O) pads mounted on the top side of the multi-chip semiconductor device 100 using a plurality of under bump metallization (UBM) structures 112. In order to give a basic insight of the inventive aspects of various embodiments, the first semiconductor die 131, the second semiconductor die 132 and the third semiconductor die 133 are drawn without details. However, it should be noted the first semiconductor die 131, the second semiconductor die 132 and the third semiconductor die 133 may comprise basic semiconductor layers such as active circuit layers, substrate layers, inter-layer dielectric (ILD) layers and inter-metal dielectric (IMD) layers (not shown).

In accordance with an embodiment, the first semiconductor die 131 may comprise a plurality of logic circuits such as central processing unit (CPU), graphics processing unit (GPU) and the like. the second semiconductor die 132 and the third semiconductor die 133 may comprise a plurality of memory circuits such as static random access memory (SRAM) and dynamic random access memory (DRAM) and the like. It should be noted that the first semiconductor die 131, the second semiconductor die 132 and the third semiconductor die 133 may have many embodiments, which are also in the scope of the present disclosure.

The multi-chip semiconductor device 100 may comprise two photo-sensitive material layers 106 and 108. The photo-sensitive material layer 106 is formed on top of the photo-sensitive material layer 108. As shown in FIG. 1, the second semiconductor die 132 is embedded in the photo-sensitive material layer 108. The third semiconductor die 133 is embedded in the photo-sensitive material layer 106. The photo-sensitive material layer 106 may further comprise a plurality of through assembly vias (TAVs) 102, 104 and 116. It should be noted, as shown in FIG. 1, both the TAVs 104 and the TAVs 116 are formed in the photo-sensitive material layer 106. However, the TAVs 116 are formed between the third semiconductor die 133 and the sold ball side of the multi-chip semiconductor device 100. In contrast, the TAVs 104 are formed through the photo-sensitive material layer 106 and further connected to a second redistribution layer 134 formed on top of the photo-sensitive material layer 108. Likewise, the TAVs 102 are formed through the photo-sensitive material layer 106 and further connected to TAVs formed in the photo-sensitive material layer 108. The formation processes of the photo-sensitive material layers 106, 108 and respective TAVs in each layer will be described in detail with respect to FIGS. 2-4.

The active circuit layer (not shown) of the first semiconductor die 131 is coupled to the solder balls 110 through the plurality of TAVs 102, 104 and redistribution layers 114 and 134. More particularly, the second redistribution layer 134, the TAVs 102, the TAVs 104 and the first redistribution layer 114 may form various connection paths so that the active circuits of the first semiconductor die 131 can be connected with the solder balls 110. Likewise, the first redistribution layer 114, the second redistribution layer 134 and the TAVs 104, 116 may form various connection paths so that the active circuit (not shown) of the second semiconductor die 132 and the third semiconductor die 133 can be connected with the solder balls 110.

The multi-chip semiconductor device 100 may comprise a base plane 120 formed on the backside of the first semiconductor die 131. The base plane 120 may be formed of a conductive material such as copper, sliver, gold, tungsten, aluminum, combinations thereof or the like. Alternatively, the base plane 120 may be formed of a wide variety of materials comprising glass, silicon, ceramics, polymers and the like. In accordance with an embodiment, the base plane 120 may be adhered on the backside of the semiconductor die 131 by an adhesive 122, such as thermal interface materials including epoxy and the like.

As shown in FIG. 1, the base plane 120 is formed directly adjacent to the first semiconductor die 131. Consequently, the base plane 120 may help to dissipate the heat generated from the first semiconductor die 131. As a result, the base plane 120 may help to reduce the junction temperature of the first semiconductor die 131. In comparison with a semiconductor die not having a base plane, the first semiconductor die 131 benefits from the heat dissipation from the base plane 120 so that the reliability and performance of the first semiconductor die 131 may be improved. In accordance with an embodiment, the thickness of the base plane 120 is in a range from 5 um to 50 um. It should be noted that the range of the thickness of the base plane is selected purely for demonstration purposes and are not intended to limit the various embodiments of the present disclosure to any particular thickness. One of ordinary skill in the art would recognize many variations, alternatives, and modifications.

It should further be noted that one of ordinary skill in the art would recognize the stacking structure of the multi-die semiconductor device 100 may have variations, alternatives, and modifications. For example, the second semiconductor die 132 may be face-to-face attached to the first semiconductor die 131 using a plurality of metal bumps (not shown) Likewise, the third semiconductor die 133 can be flipped. As a result, there may be a face-to-face stacking structure between the third semiconductor die 133 and the second semiconductor die 132.

FIGS. 2A-2E are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with an embodiment. FIG. 2A illustrates a cross sectional view of a wafer plane 141. As shown in FIG. 2A, the wafer plane 141 may further comprise a plurality of metal pads 204 whose connections are redistributed through a redistribution layer 202. The wafer plane 141 may comprise a plurality of first semiconductor dies such as 131. Furthermore, each first semiconductor die 131 may comprise active circuit layers, substrate layers, ILD layers and IMD layers (not shown). The metal pads 204 and the redistribution layer 202 provide various connection paths for the active circuit layers of the wafer plane 141.

FIG. 2B illustrates the process of stacking the second semiconductor die 132 and the third semiconductor die 133 on top of the wafer plane 141. The backside of the second semiconductor die 132 is attached to the top side of the wafer plane 141 by employing a first adhesive 126 such as epoxy, thermal interface materials and/or the like. Likewise, the backside of the third semiconductor die 133 is attached to the top side of the second semiconductor die 132 by employing a second adhesive 124. It should be noted the second adhesive 124 may be the same as the first adhesive 126. Alternatively, the second adhesive 124 may differ from the first adhesive 126.

FIG. 2C illustrates a cross sectional view of a photo-sensitive material layer 106. The photo-sensitive material layer 106 is formed on top of the wafer plane 141. As shown in FIG. 2C, the second semiconductor die 132 and the third semiconductor die 133 are embedded in the photo-sensitive material layer 106. The photo-sensitive material may comprise polybenzoxazole (PBO), SU-8 photo-sensitive epoxy, film type polymer materials and/or the like.

FIG. 2C further illustrates a cross sectional view of forming a plurality of openings in the photo-sensitive material layer 106. In consideration of electrical and thermal needs, selective areas of the photo-sensitive material layer 106 are exposed to light. The physical properties of the photo-sensitive regions exposed to light change as a result. According to an embodiment, the change of the physical properties of the exposed regions will cause the exposed regions to be etched away when a developer solution is applied to the photo-sensitive material layer 106. As a result, a variety of openings 252 are formed. The formation of the openings 252 in the photo-sensitive material layer 106 involves lithography operations, which are well known, and hence are not discussed in further detail herein.

FIG. 2D illustrates the formation of a plurality of TAVs and a redistribution layer. As shown in FIG. 2D, a conductive material fills the openings 252 (not shown but illustrated in FIG. 2C) using an electrochemical plating process. As a result, a plurality of TAVs 102, 104 and 116 are formed in the photo-sensitive material layer 106. The conductive material may be copper, but can be any suitable conductive materials, such as copper alloys, aluminum, tungsten, silver and combinations thereof. In order to redistribute the electrical connections from the TAVs 102, 104 and 116, a first redistribution layer 114 may be formed on top of the photo-sensitive material layer 106. The first redistribution layer 114 may be formed by means of an electrochemical plating mechanism. It should be noted that the first redistribution layer 114 may be formed at the same time as the TAVs 102, 104 and 116. Alternatively, the first redistribution layer 114 may be formed after the TAVs 102, 104 and 116 are formed.

FIG. 2E illustrates the formation of a plurality of UBM structures and interconnection pads. The plurality of UBM structures 112 are formed on top of the redistribution layer 114. The UBM structures 112 may help to prevent diffusion between the solder balls and the integrated circuits of the multi-chip semiconductor device, while providing a low resistance electrical connection. The interconnection pads provide an effective way to connect the multi-chip semiconductor device with external circuits (not shown). The interconnection pads are I/O pads of the multi-chip semiconductor device. In accordance with an embodiment, the interconnection pads may be a plurality of solder balls 110. Alternatively, the interconnection pads may be a plurality of land grid array (LGA) pads. FIG. 2E further illustrates a process of separating the reconfigured wafer into a plurality of multi-die structures 212 using a dicing process. The dicing process is well known in the art, and hence is not discussed in detail herein.

FIGS. 3A-3I are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with another embodiment. FIG. 3A illustrates a cross sectional view of placing a wafer plane 142. As shown in FIG. 3A, the wafer plane 142 may further comprise a plurality of metal pads 304 whose connections are redistributed through a redistribution layer 302. The wafer plane 142 may further comprise a plurality of second semiconductor dies 132. FIG. 3B illustrates the process of stacking the third semiconductor die 133 on top of the wafer plane 142. The backside of the third semiconductor die 133 is glued on the top side of the wafer plane 142 by employing the second adhesive 124.

FIG. 3C illustrates a cross sectional view of a photo-sensitive material layer 108. The photo-sensitive material layer 108 is formed on top of the wafer plane 142. As shown in FIG. 3C, the third semiconductor die 133 is embedded in the photo-sensitive material layer 108. The photo-sensitive material may comprise polybenzoxazole (PBO), SU-8 photo-sensitive epoxy, film type polymer materials and/or the like. FIG. 3C further illustrates a cross sectional view of forming a plurality of openings 352 in the photo-sensitive material layer 108. The formation of the openings 352 in the photo-sensitive material layer 108 is similar to the formation of the opening 252 shown in FIG. 2C, and hence is not discussed in further detail to avoid repetition.

FIG. 3D illustrates the formation of a plurality of TAVs and a redistribution layer. As shown in FIG. 3D, both TAVs 104, 116 and the redistribution layer 134 may be formed by an electrochemical plating process, which has been described above with respect to FIG. 2D, and hence is not repeated again. FIG. 3D further illustrates a process of separating the reconfigured wafer into a plurality of multi-die structures 302 using a dicing process. The dicing process is well known in the art, and hence is not discussed in detail herein.

FIG. 3E illustrates a cross sectional view of a wafer plane 141. As shown in FIG. 3E, the wafer plane 141 may further comprise a plurality of metal pads 204 whose connections are redistributed through a redistribution layer 202. The wafer plane 141 may further comprise a plurality of first semiconductor dies 131. FIG. 3F illustrates the process of stacking the multi-die structures 302 on top of the wafer plane 141. The formation of the multi-die structure 302 has been described above with respect to FIG. 3D. As shown in FIG. 3D, the multi-die structure 302 has a top side with a photo-sensitive layer wherein the third semiconductor die 133 is embedded in the photo-sensitive layer. The backside of the multi-die structure 302 is glued on the top side of the wafer plane 141 by employing the first adhesive 126.

FIG. 3G illustrates a cross sectional view of a photo-sensitive material layer 106. The photo-sensitive material layer 106 is formed on top of the wafer plane 141. As shown in FIG. 3G, the second semiconductor die 132 and the third semiconductor die 133 are embedded in the photo-sensitive material layer 106. FIG. 3G further illustrates a cross sectional view of forming a plurality of openings in the photo-sensitive material layer 106. The process of forming a photo-sensitive material layer and the plurality of openings in the photo-sensitive material layer has been described above with respect to FIG. 2C, and hence is not discussed in detail in order to avoid repetition.

FIG. 3H illustrates the formation of a plurality of TAVs in the photo-sensitive material layer 106 and a redistribution layer on top of the photo-sensitive material layer 106. The processes of forming a plurality of TAVs and a redistribution layer in a photo-sensitive layer have been described above with respect to FIG. 2D, and hence are not discussed in further detail. FIG. 3I illustrates the formation of a plurality of UBM structures and interconnection pads. FIG. 3I further illustrates forming a plurality of multi-die structures 312 using a dicing process. The process of forming UBM structures and interconnection pads and separating the reconfigured wafer into the plurality of multi-die structures 312 are similar to that of FIG. 2E.

FIGS. 4A-4H are cross sectional views of intermediate stages in the making of a multi-chip semiconductor device in accordance with yet another embodiment. FIG. 4A illustrates a cross sectional view of a wafer plane 141, which is similar to that of FIG. 2A. FIG. 4B illustrates the process of stacking the second semiconductor die 132 on top of the wafer plane 141. The backside of the second semiconductor die 132 is glued on the top side of the first semiconductor die 131 by employing the first adhesive 126.

FIG. 4C illustrates a cross sectional view of a photo-sensitive material layer 108. The photo-sensitive material layer 108 is formed on top of the wafer plane 141. As shown in FIG. 4C, the second semiconductor die 132 is embedded in the photo-sensitive material layer 108. FIG. 4C further illustrates a cross sectional view of forming a plurality of openings 452 in the photo-sensitive material layer 108. The process of forming the plurality of openings 452 is similar to that of forming the openings 252 shown in FIG. 2C, and hence are not discussed in further detail herein.

FIG. 4D illustrates the formation of a plurality of TAVs and a second redistribution layer. Similar to the process shown in FIG. 2D, a plurality of TAVs 102, 104 and the second redistribution layer 134 are formed by an electrochemical plating mechanism. FIG. 4E illustrates the process of stacking the third semiconductor die 133 on top of the photo-sensitive material layer 108. The backside of the third semiconductor die 133 is glued on top of the photo-sensitive material layer 108 by employing a second adhesive 124.

FIG. 4F illustrates a cross sectional view of a photo-sensitive material layer 106. The photo-sensitive material layer 106 is formed on top of the photo-sensitive material layer 108. As shown in FIG. 4F, the third semiconductor die 133 is embedded in the photo-sensitive material layer 106. The process of forming a photo-sensitive material layer and openings has been described above with respect to FIG. 2C, and hence is not discussed in detail in order to avoid repetition. FIG. 4G illustrates a cross sectional view of forming a plurality of TAVs in the photo-sensitive material layer 106. The process of forming TAVs 102, 104, 106 is similar to that shown in FIG. 2D.

FIG. 4H illustrates the formation of a plurality of UBM structures and interconnection pads. The plurality of UBM structures are formed between the redistribution layer 114 and the solder balls 110. FIG. 4H further illustrates a process of separating the reconfigured wafer into a plurality of multi-die structures 412 using a dicing process. The dicing process is well known in the art, and hence is not discussed in detail herein.

Although embodiments of the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims.

Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims

1. A method comprising:

attaching a first semiconductor die on a top side of a wafer;

attaching a second semiconductor die on the first semiconductor die;

forming a reconfigured wafer by embedding the first semiconductor die and the second semiconductor die into a first photo-sensitive material layer; and

forming a first group of through assembly vias in the first photo-sensitive material layer.

2. The method of claim 1, further comprising:

attaching the wafer on a base plane using an adhesive layer; and

detaching the base plane from the wafer.

3. The method of claim 1, further comprising:

attaching the second semiconductor die to the first semiconductor die using a first adhesive layer;

back-to-face attaching the first semiconductor die to the wafer using a second adhesive layer;

forming a first redistribution layer on top of the first photo-sensitive material layer; and

forming a plurality of solder balls on top of the first redistribution layer.

4. The method of claim 1, further comprising:

face-to-face attaching the second semiconductor die to the first semiconductor die using a plurality of metal bumps; and

face-to-face attaching the first semiconductor die to the wafer using a plurality of metal bumps.

5. The method of claim 1, further comprising:

forming a first group of openings between one side of the second semiconductor die and a front side of the first photo-sensitive material layer;

forming a second group of openings between one side of the first semiconductor die and the front side of the first photo-sensitive material layer; and

forming a third group of openings between one side of the wafer and the front side of the first photo-sensitive material layer.

6. The method of claim 5, further comprising:

electroplating conductive materials in the first group of openings;

electroplating conductive materials in the second group of openings; and

electroplating conductive materials in the third group of openings.

7. The method of claim 1, further comprising:

sawing the reconfigured wafer into a plurality of packages, wherein each package comprises a plurality of semiconductor dies.

8. A method comprising:

attaching a semiconductor die on a top side of a second wafer;

forming a first reconfigured wafer by embedding the second wafer and the semiconductor die into a first photo-sensitive material layer;

sawing the first reconfigured wafer into a plurality of multi-die structures;

attaching the plurality of multi-die structures on a top side of a first wafer;

forming a second reconfigured wafer by embedding the plurality of multi-die structures into a second photo-sensitive material layer; and

forming a first group of through assembly vias in the second photo-sensitive material layer.

9. The method of claim 8, further comprising:

attaching the first wafer on a first base plane using a first adhesive layer; and

detaching the first base plane from the first wafer.

10. The method of claim 8, further comprising:

attaching the semiconductor die to the second wafer using a third adhesive layer;

back-to-face attaching the plurality of multi-die structures to the first wafer using a fourth adhesive layer;

forming a first redistribution layer on top of the first photo-sensitive material layer;

forming a second redistribution layer on top of the second photo-sensitive material layer; and

forming a plurality of solder balls on top of the second redistribution layer.

11. The method of claim 8, further comprising:

face-to-face attaching the semiconductor die to the second wafer using a plurality of metal bumps; and

face-to-face attaching the plurality of multi-die structures to the first wafer using a plurality of metal bumps.

12. The method of claim 8, further comprising:

forming a first group of openings between one side of the semiconductor die and a front side of the first photo-sensitive material layer;

forming a second group of openings between one side of the second wafer and the front side of the first photo-sensitive material layer;

forming a third group of openings between one side of the first wafer and a front side of the second photo-sensitive material layer; and

forming a fourth group of openings between the front side of the second photo-sensitive material layer and the front side of the first photo-sensitive material layer.

13. The method of claim 12, further comprising:

electroplating conductive materials in the first group of openings;

electroplating conductive materials in the second group of openings;

electroplating conductive materials in the third group of openings; and

electroplating conductive materials in the fourth group of openings.

14. The method of claim 8, further comprising:

sawing the second reconfigured wafer into a plurality of packages, wherein each package comprises a plurality of semiconductor dies.

15. A method comprising:

attaching a first semiconductor die on a top side of a wafer;

forming a first reconfigured wafer by embedding the first semiconductor die into a first photo-sensitive material layer;

forming a first group of through assembly vias in the first photo-sensitive material layer;

attaching a second semiconductor die on the first photo-sensitive material layer;

forming a second photo-sensitive material layer on top of the first photo-sensitive material layer, wherein the second semiconductor die is embedded in the second photo-sensitive material layer; and

forming a second group of through assembly vias in the second photo-sensitive material layer.

16. The method of claim 15, further comprising:

attaching the wafer on a first base plane.

17. The method of claim 15, further comprising:

attaching the second semiconductor die to the first semiconductor die using a first adhesive layer;

back-to-face attaching the first semiconductor die to the wafer using a second adhesive layer;

forming a first redistribution layer on top of the first photo-sensitive material layer;

forming a second redistribution layer on top of the second photo-sensitive material layer; and

forming a plurality of solder balls on top of the second redistribution layer.

18. The method of claim 17, further comprising:

attaching a top side of the second semiconductor die to the first redistribution layer using a plurality of metal bumps; and

face-to-face attaching the first semiconductor die to the wafer using a plurality of metal bumps.

19. The method of claim 15, further comprising interconnecting the first group through assembly vias and the second group through assembly vias.

20. The method of claim 15, further comprising:

forming a second reconfigured wafer by embedding the first reconfigured wafer and the second semiconductor die into the second photo-sensitive material layer; and

sawing the second reconfigured wafer into a plurality of packages, wherein each package comprises a plurality of semiconductor dies.