Ball grid array structure and method for packaging an integrated circuit chip
An integrated circuit (IC) package substrate has a dielectric layer and a micro filled via formed substantially in the center of a hole in the dielectric layer. The IC package substrate has at least one chip bonding pad and one ball attach pad that are electrically coupled to each other by the micro filled via. The micro filled via is formed of a material called a "micro filled via material" that includes a binding material and optionally includes a number of particles (between 0%-90% by volume) dispersed in the binding material. The binding material can be any material, such as a polymer that is either conductive or nonconductive. The particles can be formed of any conductive material, such as a conductive polymer or a conductive metal (e.g. copper or gold). An electrical conductor can be originally formed simply by contact between conductive particles located adjacent to each other. In an optional step, the micro filled via is subjected to a programming current (in a step called "programming") to lower the resistance of an originally formed electrical conductor, or to originally form an electrical conductor by break down of a dielectric material. The IC package substrate can be formed in either a cavity up or a cavity down configuration.
Latest Prolinx Labs Corporation Patents:
- Ball grid array structure and method for packaging an integrated circuit chip
- Method for supporting one or more electronic components
- Antifuse interconnect between two conducting layers of a printed circuit board
- Programmable/reprogrammable printed circuit board using fuse and/or antifuse as interconnect
- Method and structure to interconnect traces of two conductive layers in a printed circuit board
Claims
1. A package for supporting at least one integrated circuit chip, said package having a first outer surface and a second outer surface opposite said first outer surface, said package comprising:
- a dielectric layer located between said first outer surface and said second outer surfaces said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer and formed in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip;
- a plurality of ball attach pads supported by at least said dielectric layer and formed in a second predetermined configuration;
- an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and
- a portion of an electrically conductive layer, said portion having a contiguous surface covering said hole, said contiguous surface being in contact with said electrical conductor.
2. The package of claim 1 wherein said electrical conductor comprises at least one conductive particle and a binding material.
3. The package of claim 2 wherein the resistance of said electrical conductor, after passage of a programming current through said conductive particle, is equal to or lower than the resistance of said electrical conductor before said passage.
4. The package of claim 2 wherein said binding material comprises a conductive polymer.
5. The package of claim 2 wherein said binding material comprises a nonconductive polymer.
6. The package of claim 1 wherein said portion has a substantially flat surface.
7. The package of claim 6 wherein said portion forms a trace.
8. The package of claim 6 wherein said portion forms one of said ball attach pads.
9. The package of claim 8 wherein said ball attach pad is substantially flat.
10. The package of claim 1 wherein said dielectric layer is devoid of woven glass fiber.
11. The package of claim 1 wherein said dielectric layer is devoid of drilled vias.
12. The package of claim 1 being devoid of BT core.
13. The package of claim 1 comprising a plurality of dielectric layers, each of said dielectric layers defining a hole, said package further comprising a plurality of electrical conductors formed at least in the center of the hole in each dielectric layer.
14. The package of claim 13 wherein at least two of said electrical conductors are substantially aligned with each other.
15. The package of claim 1 further comprising a plurality of traces formed in an inner layer, said inner layer being located between said first outer surface and said second outer surface, said inner layer being separated from said chip bonding pads by said dielectric layer, a trace of said plurality of traces being electrically connected to said electrical conductor, said trace being part of said electrical path.
16. The package of claim 15 further comprising a group of traces formed in a region of said first outer surface, the number of traces in said group being smaller than the number of traces in said plurality, each of said traces coupling one of said chip bonding pads to one of said ball attach pads.
17. The package of claim 1 further comprising an electrically conductive pattern formed in a region of said first outer surface, said pattern being formed in a predetermined configuration occupying an area completely surrounding each pad of a group of ball attach pads formed in said region, said region being predetermined for connection to a source of reference voltage.
18. The package of claim 17 wherein said group includes ball attach pads of at least one row.
19. The package of claim 17 wherein said group includes ball attach pads of a plurality of rows.
20. The package of claim 17 wherein said reference voltage is the ground reference voltage.
21. The package of claim 1 further comprising an electrically conductive pattern located between said first outer surface and said second outer surface, said pattern being formed in another predetermined configuration for connection to a power reference source.
22. The package of claim 1 further comprising a plurality of balls, each ball being attached to one of said ball attach pads.
23. The package of claim 1 wherein an electrically conductive path between said chip bonding pad and said ball attach pad consists essentially of said electrical conductor and a trace located between said first outer surface and said second outer surface.
24. The package of claim 1 further comprising a second electrical conductor formed in a second hole defined by said dielectric layer, wherein an electrically conductive path between said chip bonding pad and said ball attach pad consists essentially of said electrical conductor, a trace located between said first outer surface and said second outer surface, and said second electrical conductor.
25. The package of claim 1 further comprising a stiffener, wherein said stiffener supports said dielectric layer.
26. The package of claim 25 wherein a trace couples said chip bonding pad and said ball attach pad, said trace being located between said dielectric layer and said stiffener.
27. The package of claim 25 further comprising a heat sink, wherein said heat sink supports said stiffener.
28. A cavity up substrate for supporting at least one integrated circuit chip, said substrate having an exposed side and a contact side, said substrate comprising:
- a first dielectric layer located between said contact side and said exposed side, said first dielectric layer including a photoimageable material;
- a second dielectric layer located between said contact side and said exposed side;
- a plurality of chip bonding pads supported by at least said first dielectric layer and formed on said exposed side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip;
- a plurality of ball attach pads supported by at least said second dielectric layer and formed on said contact side in a second predetermined configuration;
- an electrical conductor formed at least in the center of a hole defined by said first dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and
- a plated via formed in a hole defined by said second dielectric layer, said plated via being part of said electrical path.
29. The substrate of claim 28 wherein said electrical path consists essentially of said electrical conductor and said plated via.
30. The substrate of claim 28 wherein said electrical conductor in said dielectric layer has a diameter less than half the diameter of said plated via.
31. The substrate of claim 28 wherein said electrical conductor comprises a plurality of conductive particles, at least two of said conductive particles being in contact with each other.
32. The substrate of claim 28 having no more than one trace between two adjacent chip bonding pads.
33. A cavity down substrate for supporting at least one integrated circuit chip, said substrate having a contact side and an exposed side opposite said contact side, said substrate comprising:
- a dielectric layer located between said contact side and said exposed side, said dielectric layer including a photoimageable material;
- a plurality of chip bonding pads supported by at least said dielectric layer and formed on said contact side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip;
- a plurality of ball attach pads supported by at least said dielectric layer and formed on said contact side in a second predetermined configuration;
- an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and
- a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor, said contiguous surface covering said hole.
34. The substrate of claim 33 wherein said electrical conductor in said dielectric layer comprises a plurality of conductive particles, at least two of said conductive particles being in contact with each other.
35. The substrate of claim 33 having no more than one trace between two adjacent chip bonding pads.
36. A substrate for supporting at least one integrated circuit chip, said substrate having a first outer surface and a second outer surface opposite said first outer surface, said substrate comprising:
- a dielectric layer located between said first outer surface and said second outer surface, said dielectric layer including a photoimageable material;
- a plurality of chip bonding pads supported by at least said dielectric layer, a first group of said chip bonding pads being formed in a first plane, and a second group of said chip bonding pads being formed in a second plane;
- a plurality of ball attach pads supported by at least said dielectric layer;
- an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between a chip bonding pad in said first plane and one of said ball attach pads; and
- a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor.
37. The substrate of claim 36 wherein all chip bonding pads in said second group are connected by traces in said second plane to a corresponding number of said ball attach pads.
38. The substrate of claim 36 wherein each chip bonding pad in said first group is coupled through an electrical conductor formed in the center of a hole defined by said dielectric layer to one of said ball attach pads.
3335327 | August 1967 | Damon et al. |
3384879 | May 1968 | Stahl et al. |
3615913 | October 1971 | Shaw |
3808576 | April 1974 | Castonguay et al. |
3857683 | December 1974 | Castonguay |
3923359 | December 1975 | Newsam |
4090667 | May 23, 1978 | Crimmins |
4146863 | March 27, 1979 | Mollenhoff |
4238839 | December 9, 1980 | Redfern et al. |
4245273 | January 13, 1981 | Feinberg et al. |
4247981 | February 3, 1981 | Walters |
4386051 | May 31, 1983 | Edgington |
4399372 | August 16, 1983 | Tanimoto et al. |
4413272 | November 1, 1983 | Mochizuki et al. |
4420820 | December 13, 1983 | Preedy |
4424578 | January 3, 1984 | Miyamoto |
4433331 | February 21, 1984 | Kollaritsch |
4455495 | June 19, 1984 | Masuhara et al. |
4458297 | July 3, 1984 | Stopper et al. |
4488262 | December 11, 1984 | Basire et al. |
4491860 | January 1, 1985 | Lim |
4507756 | March 26, 1985 | McElroy |
4507757 | March 26, 1985 | McElroy |
4547830 | October 15, 1985 | Yamauchi |
4562639 | January 7, 1986 | McElroy |
4565712 | January 21, 1986 | Noguchi et al. |
4566186 | January 28, 1986 | Bauer et al. |
4569120 | February 11, 1986 | Stacy et al. |
4569121 | February 11, 1986 | Lim et al. |
4585490 | April 29, 1986 | Raffel et al. |
4590589 | May 20, 1986 | Gerzberg |
4609241 | September 2, 1986 | Peterson |
4642160 | February 10, 1987 | Burgess |
4651409 | March 24, 1987 | Ellsworth et al. |
4652974 | March 24, 1987 | Ryan |
4678889 | July 7, 1987 | Yamanaka |
4689411 | August 25, 1987 | Dick et al. |
4700116 | October 13, 1987 | Inoue et al. |
4700214 | October 13, 1987 | Johnson |
4710592 | December 1, 1987 | Kimbara |
4721868 | January 26, 1988 | Cornell et al. |
4726991 | February 23, 1988 | Hyatt et al. |
4731704 | March 15, 1988 | Lochner |
4748490 | May 31, 1988 | Hollingsworth |
4757359 | July 12, 1988 | Chiao et al. |
4780670 | October 25, 1988 | Cherry |
4786904 | November 22, 1988 | Graham, III et al. |
4789760 | December 6, 1988 | Koyama et al. |
4791075 | December 13, 1988 | Lin |
4792646 | December 20, 1988 | Enomoto |
4792835 | December 20, 1988 | Sacarisen et al. |
4796074 | January 3, 1989 | Roesner |
4796075 | January 3, 1989 | Whitten |
4799128 | January 17, 1989 | Chen |
4803595 | February 7, 1989 | Kraus et al. |
4808967 | February 28, 1989 | Rice et al. |
4821142 | April 11, 1989 | Ushifusa et al. |
4823181 | April 18, 1989 | Mohsen et al. |
4829404 | May 9, 1989 | Jensen |
4839864 | June 13, 1989 | Fujishima |
4840924 | June 20, 1989 | Kinbara |
4841099 | June 20, 1989 | Epstein et al. |
4845315 | July 4, 1989 | Stopper |
4847732 | July 11, 1989 | Stopper et al. |
4864165 | September 5, 1989 | Hoberman et al. |
4873506 | October 10, 1989 | Gurevich |
4874711 | October 17, 1989 | Hughes et al. |
4876220 | October 24, 1989 | Mohsen et al. |
4881114 | November 14, 1989 | Mohsen et al. |
4882611 | November 21, 1989 | Blech et al. |
4888574 | December 19, 1989 | Rice et al. |
4888665 | December 19, 1989 | Smith |
4892776 | January 9, 1990 | Rice |
4893167 | January 9, 1990 | Boudou et al. |
4897836 | January 30, 1990 | Fitzpatrick et al. |
4899205 | February 6, 1990 | Hamdy et al. |
4910418 | March 20, 1990 | Graham et al. |
4914055 | April 3, 1990 | Gordon et al. |
4915983 | April 10, 1990 | Lake et al. |
4916809 | April 17, 1990 | Boudou et al. |
4920454 | April 24, 1990 | Stopper et al. |
4924287 | May 8, 1990 | Orbach |
4933738 | June 12, 1990 | Orbach et al. |
4935584 | June 19, 1990 | Boggs |
4937475 | June 26, 1990 | Rhodes et al. |
4940181 | July 10, 1990 | Juskey, Jr. et al. |
4943538 | July 24, 1990 | Mohsen et al. |
4949084 | August 14, 1990 | Schwartz et al. |
4969124 | November 6, 1990 | Luich et al. |
4974048 | November 27, 1990 | Chakravorty et al. |
4977357 | December 11, 1990 | Shrier |
4992333 | February 12, 1991 | Hyatt |
5003486 | March 26, 1991 | Hendel et al. |
5014002 | May 7, 1991 | Wiscombe et al. |
5027191 | June 25, 1991 | Bourdelaise et al. |
5030113 | July 9, 1991 | Wilson |
5055321 | October 8, 1991 | Enomoto et al. |
5055973 | October 8, 1991 | Mohsen |
5060116 | October 22, 1991 | Grobman et al. |
5068634 | November 26, 1991 | Shrier |
5077451 | December 31, 1991 | Mohsen |
5087589 | February 11, 1992 | Chapman et al. |
5092032 | March 3, 1992 | Murakami |
5097593 | March 24, 1992 | Jones et al. |
5099149 | March 24, 1992 | Smith |
5099380 | March 24, 1992 | Childers et al. |
5106773 | April 21, 1992 | Chen et al. |
5108541 | April 28, 1992 | Schneider et al. |
5120679 | June 9, 1992 | Boardman et al. |
5142263 | August 25, 1992 | Childers et al. |
5144567 | September 1, 1992 | Oelsch et al. |
5148265 | September 15, 1992 | Khandros et al. |
5148355 | September 15, 1992 | Lowe et al. |
5155577 | October 13, 1992 | Chance et al. |
5159535 | October 27, 1992 | Desai et al. |
5166556 | November 24, 1992 | Hsu et al. |
5170931 | December 15, 1992 | Desai et al. |
5181096 | January 19, 1993 | Forouhi |
5181859 | January 26, 1993 | Foreman et al. |
5189387 | February 23, 1993 | Childers et al. |
5196724 | March 23, 1993 | Gordon et al. |
5200652 | April 6, 1993 | Lee |
5216278 | June 1, 1993 | Lin et al. |
5218679 | June 8, 1993 | Hasegawa et al. |
5220490 | June 15, 1993 | Weigler et al. |
5229549 | July 20, 1993 | Yamakawa et al. |
5233217 | August 3, 1993 | Dixit et al. |
5248517 | September 28, 1993 | Shrier et al. |
5250228 | October 5, 1993 | Baigrie et al. |
5250470 | October 5, 1993 | Yamaguchi |
5258643 | November 2, 1993 | Cohen |
5260519 | November 9, 1993 | Knickerbocker et al. |
5260848 | November 9, 1993 | Childers |
5262754 | November 16, 1993 | Collins |
5264729 | November 23, 1993 | Rostoker et al. |
5282271 | January 25, 1994 | Hsieh et al. |
5282312 | February 1, 1994 | DiStefano et al. |
5291062 | March 1, 1994 | Higgins, III |
5294750 | March 15, 1994 | Sakai et al. |
5300208 | April 5, 1994 | Angelopoulos et al. |
5311053 | May 10, 1994 | Law et al. |
5317801 | June 7, 1994 | Tanaka et al. |
5319238 | June 7, 1994 | Gordon et al. |
5321322 | June 14, 1994 | Verheyen et al. |
5329153 | July 12, 1994 | Dixit |
5347258 | September 13, 1994 | Howard et al. |
5349248 | September 20, 1994 | Parlour et al. |
5362676 | November 8, 1994 | Gordon et al. |
5367764 | November 29, 1994 | DiStefano et al. |
5377124 | December 27, 1994 | Mohsen |
5397921 | March 14, 1995 | Karnezos |
5402318 | March 28, 1995 | Otsuka et al. |
5404637 | April 11, 1995 | Kawakami |
5409865 | April 25, 1995 | Karnezos |
5410806 | May 2, 1995 | Schneider |
5420456 | May 30, 1995 | Galbi et al. |
5420460 | May 30, 1995 | Massingill |
5435480 | July 25, 1995 | Hart et al. |
5436412 | July 25, 1995 | Ahmad et al. |
5438166 | August 1, 1995 | Carey et al. |
5464790 | November 7, 1995 | Hawley |
5468995 | November 21, 1995 | Higgins, III |
5481795 | January 9, 1996 | Hatakeyama et al. |
5487218 | January 30, 1996 | Bhatt et al. |
5502889 | April 2, 1996 | Casson et al. |
5521332 | May 28, 1996 | Shikata et al. |
5537108 | July 16, 1996 | Nathan et al. |
5572409 | November 5, 1996 | Nathan et al. |
5574311 | November 12, 1996 | Matsuda |
5583376 | December 10, 1996 | Sickler et al. |
5612574 | March 18, 1997 | Summerfelt et al. |
0 336 359 | October 1989 | EPX |
510900-A2 | October 1992 | EPX |
59-13368 | January 1984 | JPX |
61-287152A | December 1986 | JPX |
- "Matsushita Team Eliminates Holes in High-Density PCB", Tsuda, Nikkei Electronics Asia, Mar. 1995, pp. 69-70. "An Enhanced Performance Low Cost BGA Package", Marrs, etc., Amkor Electronics, Inc., pp. 214-225. "A Large Format Modified TEA CO.sub.2 Laser Based Process for Cost Effective Small Via Generation", J.M. Morrison etc., MCM 1994 Proceedings, pp. 369-377. "The Application of Laser Process Technology to Thin Film Packaging", T.F. Redmond etc., IEEE, 1992, pp. 1066-1071. "A New Circuit Substrate For MCM-L", Yusuke Wada etc., ICEMCM, 1995, pp. 59-64. "Rigid-Flex: The Old and the New", Jahn Stopperan, Shendahl, Inc., 1990, 4 pages. "High-Performance Scalable Switch Design", Joshua Silver, ASIC & EDA, Jun. 1994, pp. 38-48. "Dielectric Based Antifuse For Logic and Memory ICs", Esmat Hamdy et al., IEEE 1988, pp. 786-789. "Advanced Single Poly BiCMOS Technology For High Performance Programmable TTL/ECL Applications", Ali Iranmanesh etc., IEEE Bipolar Circuits and Technology Meeting, 1990, 4 pages. "Conducting Filament of the Programmed Metal Electrode Amorphose Silicon Antifuse", Kathryn E. Gordon etc., IEEE, 1993, pp. 27-30. "Interconnect Devices for Field Programmable Gate Array", Chenming Hu, IEEE, 1992, pp. 591-594. "Antifuse Structure Comparison For Field Programmable Gate Arrays", Steve Chiang etc., IEEE, 1992, pp. 611-614. Interplay of Energies in Circuit Breaker and Fuse Combinations, Bernie DiMarco etc., IEEE, 1991, pp. 1765-1769. "Laser Personalization of NMOS Digital Topologies", James B. Gullette etc., IEEE, 1983, pp. 1249-1252. "I/O Buffering System to a Programmable Switching Apparatus", Wen-Jai Hsieh etc., Official Gazette, Jan. 25, 1994, one page. "Characterizing Quickturn ASICs: It's Done With Mirrors", Ron Iscoff, Semiconductor International, Aug. 1990, 6 pages. "An Ultra High Speed ECL Programmable Logic Device", Fred Ki etc., IEEE Bipolar Circuits and Technology Meeting, 1990, 5 pages. "Distribution Fuses of Nearest Future", T. Lipski, 3rd International Conference on Future Trends in Distribution Switch Gear, Jul. 26, 1990, pp. 41-45. "An Advancement in the Design and Application of Current-Limiting Fuses", R. Ranjan etc., General Electric Company, pp. 36-40. "A Novel MOS PROM Using a Highly Resistive Poly-Si Resistor", Masafumi Tanimoto etc., IEEE, 1980, 4 pages. "CMOS Resistive Fuse Circuits", Hae-Seung Lee etc., Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 1990, pp. 109-110. "CMOS Resistive Fuses for Image Smoothing and Segmentation", Paul C. Yu etc., IEEE, 1992, pp. 545-553. "Process Considerations In Restructurable VLSI For Wafer-Scale Integration", P. W. Wyatt, etc., IEDM, 1984, pp. 626-629. "A Laser Linking Process For Restructurable VLSI", G. H. Chapman, etc., CLEO, Apr. 14-16, 1982, pp. 1-4. "Taiyo PSR-400 Photoimageable Solder Mask (Two-Part Aqueous Developing System", Taiyo America, Inc., 1992, pp. 1-8. "Ball Grid Array Technology", John H. Lau, McGraw-Hill, Inc., 1995, p. 38.
Type: Grant
Filed: Oct 17, 1995
Date of Patent: Jun 16, 1998
Assignee: Prolinx Labs Corporation (San Jose, CA)
Inventors: James J. D. Lan (Fremont, CA), Steve S. Chiang (Saratoga, CA), Paul Y. F. Wu (San Jose, CA), William H. Shepherd (Placitas, NM), John Y. Xie (San Jose, CA), Hang Jiang (Milpitas, CA)
Primary Examiner: Tom Thomas
Assistant Examiner: Roy Potter
Attorneys: Skjerven, Morrill, MacPherson, Franklin & Friel LLP, Skjerven, Morrill, MacPherson, Franklin & Friel LLP
Application Number: 8/543,982
International Classification: H01L 2312;