Method, system, and circuit for operating a non-volatile memory array
A method and a system for operating bits of memory cells in a memory array, the method including applying a first operating pulse to a terminal of a first cell, the first operating pulse is intended to place the first cell into a predefined state; and applying a second operating pulse to a terminal of a second cell in the set, the second operating pulse is intended to place the second cell to the predefined state, and the pulse characteristics of the second operating pulse are a function of the response of the first cell to the first operating pulse.
Latest Saifun Semiconductors Ltd. Patents:
The present application is a continuation from U.S. patent application Ser. No. 10/747,217, filed Dec. 30, 2003 which is a continuation-in-part application of U.S. Ser. No. 10/211,248, filed Aug. 5, 2002, issued as U.S. Pat. No. 6,700,818 on Mar. 2, 2004, which claims priority from U.S. provisional application Ser. No. 60/352,549, filed Jan. 31, 2002, both applications are hereby incorporated by reference in their entirety.
FIELD OF THE INVENTIONThe present invention relates generally to operating memory cells of non-volatile memory (NVM) arrays, such as programming and erasing, and particularly to methods for reducing pulse operations of such arrays.
BACKGROUND OF THE INVENTIONMemory cells are used in the implementation of many types of electronic devices and integrated circuits, such as, but not limited to, erasable, programmable read only memories (EPROMs), electrically erasable, programmable read only memories (EEPROMs), and flash EEPROM memories. Memory cells are used to store the data and other information for these and other integrated circuits.
Non-volatile memory (NVM) cells generally comprise transistors with programmable threshold voltages. For example, a floating gate transistor or a split gate transistor has a threshold voltage (Vt) that is programmed or erased by charging or discharging a floating gate located between a control gate and a channel in the transistor. Data is written in such memory cells by charging or discharging the floating gates of the memory cells to achieve threshold voltages corresponding to the data.
The act of programming the cell involves charging the floating gate with electrons, which increases the threshold voltage Vt. The act of erasing the cell involves removing electrons from the floating gate, which decreases the threshold voltage Vt.
One type of non-volatile cell is a nitride, read only memory (NROM) cell, described in U.S. Pat. No. 6,011,725, the disclosure of which is incorporated herein by reference. Programming and erasing of NROM cells are also described in U.S. Pat. No. 6,011,725.
Unlike a floating gate cell, the NROM cell has two separated and separately chargeable areas. Each chargeable area defines one bit. The separately chargeable areas are found within a nitride layer formed in an oxide-nitride-oxide (ONO) stack underneath the gate. When programming a bit, channel hot electrons are injected into the nitride layer. This is generally accomplished by the application of a positive gate voltage and positive drain voltage, the magnitude and duration of which are determined by different factors related to the amount of programming required.
NROM cells may be single bit. Alternatively, they may have more than one bit, wherein two individual bits, a left-side bit and a right-side bit, are stored in physically different areas of the nitride layer. Each bit may be single level or multi-level (“MLC”), i.e., may be programmed to different voltage levels.
One procedure for programming bits in NROM cells with programming pulses is described in Applicant's copending U.S. patent application Ser. No. 09/730,586, entitled “Programming And Erasing Methods For An NROM Array”, the disclosure of which is incorporated herein by reference.
The application of pulses to operate (program or erase) the NROM array may pose a problem for mass storage or code flash applications. For example, in programming a mass storage array, a major requirement is a fast programming rate, in the range of at least 2 MB/sec. The channel hot electron injection (CHE) used for programming may require a relatively high programming current, e.g., approximately 100 μA per cell. In addition, each programming step may comprise switching and subsequent verification steps. These factors may limit the amount of cells that may be programmed in parallel, to about 64 cells, for example.
Other complications that may hinder achieving fast, parallel programming rates include, among others, temperature dependence, cell length dependence (e.g., die to die and within a die), neighboring cell state dependence, second bit state dependence, and others. For example,
As another example,
Determination of programming pulses is also complicated by the fact that the cell parameters and operating conditions are usually initially unknown. Utilizing large programming pulse steps may reduce the total amount of programming pulses required to program the array. However, this may be disadvantageous because it may result in a wide and varied distribution of threshold voltages in the programmed cells of the array, which may reduce product reliability.
Alternatively, accurate verification of the cell threshold voltage and comparison of the threshold voltage to a variety of references may reduce the amount of programming pulses and provide faster convergence to the desired programmed threshold voltage level. However, such a method may incur a substantial overhead in the form of multiple verify pulses (e.g., one per reference), which is an undesirable time penalty, or may require an intricate parallel reference design, which is an undesirable chip area penalty.
SUMMARY OF THE INVENTIONThe present invention seeks to provide methods for operating (programming or erasing) bits of memory cells in memory arrays, and for reducing pulse operations of such arrays. The invention is described in detail hereinbelow with reference to memory cells of NVM arrays, and particularly to multi-level NROM cells, wherein programming and erasing generally involve changing the threshold voltage level of a bit to a target threshold level. However, it should be emphasized that the invention is not limited to NVM arrays, nor to changing the threshold voltage levels of bits. Rather, the present invention is applicable for any non-volatile or volatile memory array whose operation is based on changing any kind of electrical, physical and/or mechanical properties of the cell array. The invention may be implemented in a variety of applications, such as but not limited to, mass storage or code flash applications, for example.
In accordance with an embodiment of the present invention, a set of cells in the array may be operated to determine their behavior characteristics upon the application of pulses to program or erase. After analyzing how the threshold voltage changes in accordance with the pulses, the rest of the array or some portion thereof may be programmed (or erased) en masse with a significantly reduced number of pulses and verifies. In some cases, the rest of the array may be programmed (or erased) with just one pulse. The additional operation pulses may be learnt and added to previous analysis and may determine the next operating pulse if more than one pulse is applied.
There is thus provided in accordance with an embodiment of the invention a method of operating a set of memory cells in a memory array, the method including applying a first operating pulse to a terminal of a first cell, the first operating pulse is intended to place the first cell into a predefined state, and applying a second operating pulse to a terminal of a second cell, the second operating pulse is intended to place the second cell to the predefined state, and the pulse characteristics of the second operating pulse are a function of the response of the first cell to the first operating pulse.
Further in accordance with an embodiment of the invention the method includes a step of applying a third operating pulse to a terminal of a third cell, the third operating pulse is intended to place the third cell to said predefined state, and the pulse characteristics of the third pulse are a function of the response of the first and the second cells to the first and the second operating pulses, respectively.
Further in accordance with an embodiment of the invention the method adjusts the pulse characteristics of the second operating pulse by adjusting the duration of the second operation pulse.
Still further in accordance with an embodiment of the invention the method adjusts the pulse characteristics of the second operation pulse by adjusting the amplitude of the second operation pulse.
In accordance with another embodiment of the invention a control circuit for operating a set of memory cells in a memory array is provided. The control circuit includes a charge circuit adapted to produce a first operating pulse to a terminal of a first cell intended to place the first cell into a predefined state, and a logic unit adapted to determine pulse characteristics of a second operating pulse as a function of the response of the first cell to the first operating pulse.
Further in accordance with an embodiment of the present invention the logic unit is adapted to determine pulse characteristics of a third operating pulse as a function of the response of the first cell and the second cell to the first and second operating pulses, respectively.
Further in accordance with an embodiment of the present invention the logic unit is adapted to adjust the duration of the second operation pulse.
Further in accordance with an embodiment of the present invention the logic unit is adapted to adjust the amplitude of said second operation pulse.
In accordance with an embodiment of the present invention the control circuit further includes a memory buffer adapted to store data received from the set of memory cells.
In accordance with another embodiment of the invention a system for operating a set of memory cells in a memory array is provided. The system includes a memory array, a sense amplifier adapted to determine a response of operated cells, and a control circuit adapted to produce a first operating pulse to a terminal of a first cell intended to place the first cell into a predefined state. The control circuit is further adapted to determine pulse characteristics of a second operating pulse as a function of the response of the first cell to the first operating pulse.
Further in accordance with an embodiment of the invention the control circuit is adapted to determine pulse characteristics of a third operating pulse as a function of the response of the first cell and the second cell to the first and second operating pulses, respectively.
Further in accordance with an embodiment of the invention the control circuit is adapted to adjust the duration of said the operation pulse.
Further in accordance with an embodiment of the invention the control circuit is adapted to adjust the amplitude of said second operation pulse.
The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:
Reference is now made to
A set of memory cells or bits of the array may be selected (step 101). The set size may be any arbitrary size, such as but not limited to, 64 cells, for example. The bits in the set may then be programmed (step 102), such as by using a stepped programming algorithm. A suitable stepped programming algorithm is the one described in the Applicant's abovementioned copending U.S. patent application Ser. No. 09/730,586, entitled “Programming And Erasing Methods For An NROM Array”. The method comprises applying progressive pulses or steps of programming voltages that progressively raise the threshold voltages of the bits to the desired programmed level. The number of programming pulses or steps may comprise any number, such as but not limited to, 8 steps, and may comprise different gate and drain voltages (source may be grounded), respectively applied to word lines and bit lines of the array. The voltages may be applied for different durations of time as well during the stepped algorithm. Another example for a programming algorithm is a programming algorithm for an MLC array. This programming algorithm is described in the Applicant's copending U.S. patent application Ser. No. 10/155,217, entitled “A Method Of Programming Nonvolatile Memory Cells”. The method for programming an MLC having more than one programmed state to a target programmed state comprises applying a drain, a source and a gate voltage to the MLC, and verifying a threshold voltage level of the MLC. If the verified threshold voltage level of the MLC is below the threshold voltage level associated with the target programmed state, the drain voltage may be increased and the gate voltage may be maintained at a constant level during at least a part of the step of increasing. The steps of applying, verifying, increasing and maintaining may be repeated until the MLC's threshold voltage level is substantially equal to the threshold voltage level associated with the target programmed state. The number of said steps may also comprise any number. The application of the stepped programming algorithm or of the programming algorithm for the MLC array on the set of bits is referred to as the learning phase, wherein the response nature of the bits to the programming voltages may be learned and perhaps stored in memory. Preferably, the overall time allocated to the learning phase is negligible compared to the total array programming time, such as due to a small size of the set.
The response of the bits to the programming operation may then be analyzed, such as by a processor or a logic unit (step 103). The analysis may include information about the operation pulse including but not limited to, pulse height and length, resultant distribution tail, and amount of pulses, for example. The analysis may determine the one operating pulse that singly changes electrical, physical and/or mechanical properties of the bits a predefined amount (step 104). For example, in the programming operation, the processor may determine the programming pulse that singly increases the threshold voltages of the bits a predefined amount (step 105). In an erasing operation, the processor may determine an erasing pulse that singly lowers the threshold voltages of the bits a predefined amount (step 106).
Threshold voltage of non-volatile memory cells is just one example of electrical, physical and/or mechanical properties that may be analyzed in the learning phase. Another examples include piezoelectric and magnetoresistive properties of ferroelectric or ferromagnetic materials. For example, magnetic memory devices, such as magnetic random access memory devices, may include ferromagnetic layers separated by a non-magnetic layer. Information is stored as directions of magnetization vectors in magnetic layers. Magnetic vectors in one magnetic layer, for example, may be magnetically fixed or pinned, while the magnetization direction of the other magnetic layer may be free to switch between the same and opposite directions as information, referred to as “parallel” and “anti-parallel” states, respectively. In response to parallel and anti-parallel states, the magnetic memory device represents two different resistances. The resistance indicates minimum and maximum values when the magnetization vectors of two magnetic layers point in substantially the same and opposite directions, respectively. Accordingly, the change in the direction of the magnetization vectors or the change in the resistance are other examples of electrical, physical and/or mechanical properties that may be analyzed in the learning phase of the present invention.
The operating pulse, which has been determined as a function of the response of the electrical, physical and/or mechanical property (e.g., threshold voltage) of the bits, preferably incorporates the influence of effects or phenomena, such as but not limited to, ambient temperature, cell critical dimensions, array architecture, and others.
The rest of the array (or some portion thereof) may then be operated on (e.g., programmed or erased) with at least one further operating pulse whose voltage values are that of the operating pulse that has been determined in step 104 as a function of the response of the threshold voltages of the bits (step 107). Alternatively, the rest of the array (or some portion thereof may then be operated on (e.g., programmed or erased) with at least one further operating pulse whose voltage values are that of the operating pulse that has been determined in step 104, modified by a tolerance (step 108). Utilization of this operating pulse (optionally, with or without some delta) as the starting point for operating (e.g., programming or erasing) on the rest of the array (or some portion thereof, may compensate for the varying effects mentioned above, such as but not limited to, ambient temperature, cell critical dimensions, array architecture, and others. Moreover, this operation pulse may be analyzed, such as by a processor. The analysis of this operation pulse may be added to previous analysis and may determine the one operating pulse that singly changes electrical, physical and/or mechanical properties of the bits a predefined amount. The additional analysis of the operation pulses on the set of bits is referred to as the continuous learning phase (steps 103-111). It is noted that the continuous learning phase may be used to achieve a better threshold distribution control.
After applying the further operating pulse, the threshold voltage levels of the bits may be verified (step 109) to determine if the threshold voltage levels have reached a predefined level (step 110). If the threshold voltage levels have reached the predefined level for programming or erase, the operation method ends. If the threshold voltage levels of a certain amount of bits have not yet reached the predefined level for programming or erase, then one or more operating pulses of the same value, or alternatively a different value, based on the continuous leaming phase, may be applied to those bits or collectively to the bits of the array (step 111). The procedure may then continue until all of the bits (or a predetermined number of bits) have passed the verification step.
The additional operation pulse may be analyzed if it is done within a predefined period of time (step 112). The time criteria may be the ambient conditions within the array, such as the temperature and voltages, for example.
Reference is now made to
It will be appreciated by persons skilled in the art that the distribution of the threshold voltages of the cells of the entire array after a single programming pulse (determined during the continuous learning phase as described hereinabove) plus an additional supplementary programming pulse, in accordance with an embodiment of the present invention, may significantly further improve programming speed, because the operation pulse may be determined based on the analysis of a mounting set of operated cells. Since the continuous learning phase may be performed on a mounting set of operated cells, it may lead to a faster convergence to a desired programmed threshold voltage level.
It is noted that a method for operating bits of memory cells in a memory cell array, in accordance with an embodiment of the present invention, may begin with a preliminary step to determine the operation mode whether an array or a portion thereof will be operated with a learning phase, a continuous learning phase or without any of the above.
It is noted that the majority of the array cells may be fully programmed after the first programming pulse. Only a small distribution may require one higher programming pulse and a negligible amount of cells may require even higher pulses. It may be possible to achieve one pulse programming and obtain high writing speeds, with the method of the invention.
Reference is now made to
It is noted that the pulse characteristics of the operating pulses may be adjusted by adjusting the duration of the operation pulse or by adjusting the amplitude of the operating pulse. Logic Unit 220 may be adapted to adjust the pulse characteristics in both ways.
It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described herein above. Rather the scope of the invention is defined by the claims that follow:
Claims
1. A control circuit for operating a set of memory cells in a memory array, said control circuit comprising: a charge circuit adapted to produce a first operating pulse to a terminal of a first cell intended to place the first cell into a predefined state; and a logic unit adapted to determine pulse characteristics of a second operating pulse as a function of the response of the first cell to the first operating pulse.
2. The control circuit according to claim 1, wherein said logic unit is further adapted to determine pulse characteristics of a third operating pulse as a function of the response of the first cell and a second cell to the first and second operating pulses, respectively.
3. The control circuit according to claim 1, wherein said logic unit is adapted to adjust the duration of said second operation pulse.
4. The control circuit according to claim 1, wherein said logic unit is adapted to adjust the amplitude of said second operation pulse.
5. The control circuit according to claim 1, further comprising a memory buffer adapted to store data received from the set of memory cells.
6. A system for operating a set of memory cells in a memory array, said system comprising: a memory array; a sense amplifier adapted to determine a response of operated cells; and a control circuit adapted to produce a first operating pulse to a terminal of a first cell intended to place the first cell into a predefined state; and adapted to determine pulse characteristics of a second operating pulse as a function of the response of the first cell to the first operating pulse.
7. The system according to claim 6, wherein said control circuit is further adapted to determine pulse characteristics of a third operating pulse as a function of the response of the first cell and a second cell to the first and second operating pulses, respectively.
8. The system according to claim 6, wherein said control circuit is adapted to adjust the duration of said second operation pulse.
9. The system according to claim 6, wherein said control circuit is adapted to adjust the amplitude of said second operation pulse.
3881180 | April 1975 | Gosney, Jr. |
3895360 | July 1975 | Cricchi et al. |
3952325 | April 20, 1976 | Beale et al. |
4016588 | April 5, 1977 | Ohya et al. |
4017888 | April 12, 1977 | Christie et al. |
4145703 | March 20, 1979 | Blanchard et al. |
4151021 | April 24, 1979 | McElroy |
4173766 | November 6, 1979 | Hayes |
4173791 | November 1979 | Bell |
4247861 | January 27, 1981 | Hsu et al. |
4257832 | March 24, 1981 | Schwabe et al. |
4281397 | July 28, 1981 | Neal et al. |
4306353 | December 22, 1981 | Jacobs et al. |
4342102 | July 27, 1982 | Puar |
4342149 | August 3, 1982 | Jacobs et al. |
4360900 | November 23, 1982 | Bate |
4373248 | February 15, 1983 | McElroy |
4380057 | April 12, 1983 | Kotecha et al. |
4388705 | June 14, 1983 | Sheppard |
4389705 | June 21, 1983 | Sheppard |
4404747 | September 20, 1983 | Collins |
4435786 | March 6, 1984 | Tickle |
4448400 | May 15, 1984 | Harari |
4471373 | September 11, 1984 | Shimizu et al. |
4494016 | January 15, 1985 | Ransom et al. |
4507673 | March 26, 1985 | Aoyama |
4521796 | June 4, 1985 | Rajkanan et al. |
4527257 | July 2, 1985 | Cricchi |
4586163 | April 29, 1986 | Koike |
4613956 | September 23, 1986 | Paterson et al. |
4630085 | December 16, 1986 | Koyama |
4663645 | May 5, 1987 | Komori et al. |
4665426 | May 12, 1987 | Allen et al. |
4667217 | May 19, 1987 | Janning |
4672409 | June 9, 1987 | Takei et al. |
4725984 | February 16, 1988 | Ip et al. |
4733105 | March 22, 1988 | Shin et al. |
4742491 | May 3, 1988 | Liang et al. |
4758869 | July 19, 1988 | Eitan et al. |
4760555 | July 26, 1988 | Gelsomini et al. |
4761764 | August 2, 1988 | Watanabe |
4769340 | September 6, 1988 | Chang et al. |
4780424 | October 25, 1988 | Holler et al. |
4839705 | June 13, 1989 | Tigelaar et al. |
4847808 | July 11, 1989 | Kobatake |
4857770 | August 15, 1989 | Partovi et al. |
4870470 | September 26, 1989 | Bass, Jr. et al. |
4888735 | December 19, 1989 | Lee et al. |
4916671 | April 10, 1990 | Ichiguchi |
4941028 | July 10, 1990 | Chen et al. |
4961010 | October 2, 1990 | Davis |
4992391 | February 12, 1991 | Wang |
5021999 | June 4, 1991 | Kohda et al. |
5027321 | June 25, 1991 | Park |
5029063 | July 2, 1991 | Lingstaedt et al. |
5042009 | August 20, 1991 | Kazerounian et al. |
5075245 | December 24, 1991 | Woo et al. |
5081371 | January 14, 1992 | Wong |
5086325 | February 4, 1992 | Schumann et al. |
5094968 | March 10, 1992 | Schumann et al. |
5104819 | April 14, 1992 | Freiberger et al. |
5117389 | May 26, 1992 | Yiu |
5120672 | June 9, 1992 | Mitchell et al. |
5142495 | August 25, 1992 | Canepa |
5142496 | August 25, 1992 | Van Buskirk |
5159570 | October 27, 1992 | Mitchell et al. |
5168334 | December 1, 1992 | Mitchell et al. |
5172338 | December 15, 1992 | Mehrotra et al. |
5175120 | December 29, 1992 | Lee |
5204835 | April 20, 1993 | Eitan |
5214303 | May 25, 1993 | Aoki |
5237213 | August 17, 1993 | Tanoi |
5241497 | August 31, 1993 | Komarek |
5260593 | November 9, 1993 | Lee |
5268861 | December 7, 1993 | Hotta |
5276646 | January 4, 1994 | Kim et al. |
5280420 | January 18, 1994 | Rapp |
5289412 | February 22, 1994 | Frary et al. |
5293563 | March 8, 1994 | Ohta |
5295092 | March 15, 1994 | Hotta et al. |
5295108 | March 15, 1994 | Higa |
5305262 | April 19, 1994 | Yoneda |
5311049 | May 10, 1994 | Tsuruta |
5315541 | May 24, 1994 | Harari et al. |
5324675 | June 28, 1994 | Hayabuchi |
5334555 | August 2, 1994 | Sugiyama et al. |
5335198 | August 2, 1994 | Van Buskirk et al. |
5338954 | August 16, 1994 | Shimoji |
5345425 | September 6, 1994 | Shikatani |
5349221 | September 20, 1994 | Shimoji |
5350710 | September 27, 1994 | Hong et al. |
5352620 | October 4, 1994 | Komori et al. |
5357134 | October 18, 1994 | Shimoji |
5359554 | October 25, 1994 | Odake et al. |
5361343 | November 1, 1994 | Kosonocky et al. |
5366915 | November 22, 1994 | Kodama |
5375094 | December 20, 1994 | Naruke |
5381374 | January 10, 1995 | Shiraishi et al. |
5393701 | February 28, 1995 | Ko et al. |
5394355 | February 28, 1995 | Uramoto et al. |
5399891 | March 21, 1995 | Yiu et al. |
5400286 | March 21, 1995 | Chu et al. |
5402374 | March 28, 1995 | Tsuruta et al. |
5412601 | May 2, 1995 | Sawada et al. |
5414693 | May 9, 1995 | Ma et al. |
5418176 | May 23, 1995 | Yang et al. |
5418743 | May 23, 1995 | Tomioka et al. |
5422844 | June 6, 1995 | Wolstenholme et al. |
5424567 | June 13, 1995 | Chen |
5424978 | June 13, 1995 | Wada et al. |
5426605 | June 20, 1995 | Van Berkel et al. |
5434825 | July 18, 1995 | Harari et al. |
5436478 | July 25, 1995 | Bergemont et al. |
5436481 | July 25, 1995 | Egawa et al. |
5440505 | August 8, 1995 | Fazio et al. |
5450341 | September 12, 1995 | Sawada et al. |
5450354 | September 12, 1995 | Sawada et al. |
5455793 | October 3, 1995 | Amin et al. |
5467308 | November 14, 1995 | Chang et al. |
5477499 | December 19, 1995 | Van Buskirk et al. |
5495440 | February 27, 1996 | Asakura |
5496753 | March 5, 1996 | Sakurai et al. |
5508968 | April 16, 1996 | Collins et al. |
5518942 | May 21, 1996 | Shrivastava |
5521870 | May 28, 1996 | Ishikawa |
5523251 | June 4, 1996 | Hong |
5523972 | June 4, 1996 | Rashid et al. |
5530803 | June 25, 1996 | Chang et al. |
5534804 | July 9, 1996 | Woo |
5537358 | July 16, 1996 | Fong |
5544116 | August 6, 1996 | Chao et al. |
5553018 | September 3, 1996 | Wang et al. |
5553030 | September 3, 1996 | Tedrow et al. |
5557221 | September 17, 1996 | Taguchi et al. |
5557570 | September 17, 1996 | Iwahashi |
5559687 | September 24, 1996 | Nicollini et al. |
5563823 | October 8, 1996 | Yiu et al. |
5566125 | October 15, 1996 | Fazio et al. |
5568085 | October 22, 1996 | Eitan et al. |
5579199 | November 26, 1996 | Kawamura et al. |
5581252 | December 3, 1996 | Thomas |
5583808 | December 10, 1996 | Brahmbhatt |
5590068 | December 31, 1996 | Bergemont |
5590074 | December 31, 1996 | Akaogi et al. |
5592417 | January 7, 1997 | Mirabel |
5596527 | January 21, 1997 | Tomioka et al. |
5599727 | February 4, 1997 | Hakozaki et al. |
5600586 | February 4, 1997 | Lee et al. |
5606523 | February 25, 1997 | Mirabel |
5608679 | March 4, 1997 | Mi et al. |
5612642 | March 18, 1997 | McClinyock |
5617357 | April 1, 1997 | Haddad et al. |
5623438 | April 22, 1997 | Guritz et al. |
5627784 | May 6, 1997 | Roohparvar |
5627790 | May 6, 1997 | Golla et al. |
5633603 | May 27, 1997 | Lee |
5636288 | June 3, 1997 | Bonneville et al. |
5644531 | July 1, 1997 | Kuo et al. |
5654568 | August 5, 1997 | Nakao |
5656513 | August 12, 1997 | Wang et al. |
5657332 | August 12, 1997 | Auclair et al. |
5661060 | August 26, 1997 | Gill et al. |
5663907 | September 2, 1997 | Frayer et al. |
5672959 | September 30, 1997 | Der |
5675280 | October 7, 1997 | Nomura |
5677867 | October 14, 1997 | Hazani |
5677869 | October 14, 1997 | Fazio et al. |
5683925 | November 4, 1997 | Irani et al. |
5689459 | November 18, 1997 | Chang et al. |
5694356 | December 2, 1997 | Wong et al. |
5696929 | December 9, 1997 | Hasbun et al. |
5708608 | January 13, 1998 | Park et al. |
5712814 | January 27, 1998 | Fratin et al. |
5712815 | January 27, 1998 | Bill et al. |
5715193 | February 3, 1998 | Norman |
5717581 | February 10, 1998 | Canclini |
5717632 | February 10, 1998 | Richart et al. |
5717635 | February 10, 1998 | Akatsu |
5726946 | March 10, 1998 | Yamagata et al. |
5729489 | March 17, 1998 | Fazio et al. |
5748534 | May 5, 1998 | Dunlap et al. |
5751037 | May 12, 1998 | Aozasa et al. |
5751637 | May 12, 1998 | Chen et al. |
5754475 | May 19, 1998 | Bill et al. |
5760445 | June 2, 1998 | Diaz |
5760634 | June 2, 1998 | Fu |
5768192 | June 16, 1998 | Eitan |
5768193 | June 16, 1998 | Lee et al. |
5771197 | June 23, 1998 | Kim |
5774395 | June 30, 1998 | Richart et al. |
5777919 | July 7, 1998 | Chi-Yung et al. |
5781476 | July 14, 1998 | Seki et al. |
5781478 | July 14, 1998 | Takeuchi et al. |
5784314 | July 21, 1998 | Sali et al. |
5787036 | July 28, 1998 | Okazawa |
5793079 | August 11, 1998 | Georgescu et al. |
5801076 | September 1, 1998 | Ghneim et al. |
5805500 | September 8, 1998 | Campardo et al. |
5808506 | September 15, 1998 | Tran |
5812449 | September 22, 1998 | Song |
5812456 | September 22, 1998 | Hull et al. |
5812457 | September 22, 1998 | Arase |
5815435 | September 29, 1998 | Van Tran |
5822256 | October 13, 1998 | Bauer et al. |
5825683 | October 20, 1998 | Chang et al. |
5825686 | October 20, 1998 | Schmitt-Landsiedel et al. |
5828601 | October 27, 1998 | Hollmer et al. |
5834851 | November 10, 1998 | Ikeda et al. |
5835935 | November 10, 1998 | Estakhri et al. |
5836772 | November 17, 1998 | Chang et al. |
5841700 | November 24, 1998 | Chang |
5847441 | December 8, 1998 | Cutter et al. |
5861771 | January 19, 1999 | Matsuda et al. |
5862076 | January 19, 1999 | Eitan |
5864164 | January 26, 1999 | Wen |
5867429 | February 2, 1999 | Chen et al. |
5870334 | February 9, 1999 | Hemink et al. |
5870335 | February 9, 1999 | Khan et al. |
5875128 | February 23, 1999 | Ishizuka et al. |
5877537 | March 2, 1999 | Aoki |
5880620 | March 9, 1999 | Gitlin et al. |
5886927 | March 23, 1999 | Takeuchi |
RE36179 | April 6, 1999 | Shimoda |
5892710 | April 6, 1999 | Fazio et al. |
5903031 | May 11, 1999 | Yamada et al. |
5910924 | June 8, 1999 | Tanaka et al. |
5920503 | July 6, 1999 | Lee et al. |
5920507 | July 6, 1999 | Takeuchi et al. |
5926409 | July 20, 1999 | Engh et al. |
5930195 | July 27, 1999 | Komatsu et al. |
5933366 | August 3, 1999 | Yoshikawa |
5933367 | August 3, 1999 | Matsuo et al. |
5936888 | August 10, 1999 | Sugawara |
5940332 | August 17, 1999 | Artieri |
5946258 | August 31, 1999 | Evertt et al. |
5946558 | August 31, 1999 | Hsu |
5949714 | September 7, 1999 | Hemink et al. |
5949728 | September 7, 1999 | Liu et al. |
5963412 | October 5, 1999 | En |
5963465 | October 5, 1999 | Eitan |
5966603 | October 12, 1999 | Eitan |
5969989 | October 19, 1999 | Iwahashi |
5969993 | October 19, 1999 | Takeshima |
5973373 | October 26, 1999 | Krautschneider et al. |
5982666 | November 9, 1999 | Campardo |
5986940 | November 16, 1999 | Atsumi et al. |
5990526 | November 23, 1999 | Bez et al. |
5991202 | November 23, 1999 | Derhacobian et al. |
5999444 | December 7, 1999 | Fujiwara et al. |
5999494 | December 7, 1999 | Holzrichter |
6000006 | December 7, 1999 | Bruce et al. |
6005423 | December 21, 1999 | Schultz |
6011725 | January 4, 2000 | Eitan |
6018186 | January 25, 2000 | Hsu |
6020241 | February 1, 2000 | You et al. |
6028324 | February 22, 2000 | Su et al. |
6030871 | February 29, 2000 | Eitan |
6034403 | March 7, 2000 | Wu |
6034896 | March 7, 2000 | Ranaweera et al. |
6037627 | March 14, 2000 | Kitamura et al. |
6040610 | March 21, 2000 | Noguchi et al. |
6044019 | March 28, 2000 | Cernea et al. |
6044022 | March 28, 2000 | Nachumovsky |
6063666 | May 16, 2000 | Chang et al. |
6064226 | May 16, 2000 | Earl |
6064251 | May 16, 2000 | Park |
6064591 | May 16, 2000 | Takeuchi et al. |
6074916 | June 13, 2000 | Cappelletti |
6075402 | June 13, 2000 | Ghilardelli |
6075724 | June 13, 2000 | Li et al. |
6078518 | June 20, 2000 | Chevallier |
6081456 | June 27, 2000 | Dadashev |
6084794 | July 4, 2000 | Lu et al. |
6091640 | July 18, 2000 | Kawahara et al. |
6094095 | July 25, 2000 | Murray et al. |
6097639 | August 1, 2000 | Choi et al. |
6107862 | August 22, 2000 | Mukainakano et al. |
6108240 | August 22, 2000 | Lavi et al. |
6108241 | August 22, 2000 | Chevallier |
6117714 | September 12, 2000 | Beatty |
6118207 | September 12, 2000 | Ormerod et al. |
6118692 | September 12, 2000 | Banks |
6122198 | September 19, 2000 | Haddad et al. |
6128226 | October 3, 2000 | Eitan et al. |
6128227 | October 3, 2000 | Kim |
6130572 | October 10, 2000 | Ghilardelli et al. |
6130574 | October 10, 2000 | Bloch et al. |
6133095 | October 17, 2000 | Eitan et al. |
6134156 | October 17, 2000 | Eitan |
6137718 | October 24, 2000 | Reisinger |
6147904 | November 14, 2000 | Liron |
6147906 | November 14, 2000 | Bill et al. |
6150800 | November 21, 2000 | Kinoshita et al. |
6154081 | November 28, 2000 | Pakkala et al. |
6156149 | December 5, 2000 | Cheung et al. |
6157242 | December 5, 2000 | Fukui |
6157570 | December 5, 2000 | Nachumovsky |
6163048 | December 19, 2000 | Hirose et al. |
6163484 | December 19, 2000 | Uekubo |
6169691 | January 2, 2001 | Pasotti et al. |
6175523 | January 16, 2001 | Yang et al. |
6181597 | January 30, 2001 | Nachumovsky |
6181605 | January 30, 2001 | Hollmer et al. |
6185143 | February 6, 2001 | Perner et al. |
6188211 | February 13, 2001 | Rincon-Mora et al. |
6188613 | February 13, 2001 | Manning |
6190966 | February 20, 2001 | Ngo et al. |
6192445 | February 20, 2001 | Rezvani |
6195196 | February 27, 2001 | Kimura et al. |
6198342 | March 6, 2001 | Kawai |
6201282 | March 13, 2001 | Eitan |
6201737 | March 13, 2001 | Hollmer et al. |
6205055 | March 20, 2001 | Parker |
6205056 | March 20, 2001 | Pan et al. |
6205059 | March 20, 2001 | Gutala et al. |
6208200 | March 27, 2001 | Arakawa |
6208557 | March 27, 2001 | Bergemont et al. |
6214666 | April 10, 2001 | Mehta |
6215148 | April 10, 2001 | Eitan |
6215697 | April 10, 2001 | Lu et al. |
6215702 | April 10, 2001 | Derhacobian et al. |
6218695 | April 17, 2001 | Nachumovsky |
6219277 | April 17, 2001 | Devin et al. |
6219290 | April 17, 2001 | Chang et al. |
6222762 | April 24, 2001 | Guterman et al. |
6222768 | April 24, 2001 | Hollmer et al. |
6233180 | May 15, 2001 | Eitan et al. |
6240032 | May 29, 2001 | Fukumoto |
6240040 | May 29, 2001 | Akaogi et al. |
6246555 | June 12, 2001 | Tham |
6252442 | June 26, 2001 | Malherbe |
6252799 | June 26, 2001 | Liu et al. |
6256231 | July 3, 2001 | Lavi et al. |
6261904 | July 17, 2001 | Pham et al. |
6265268 | July 24, 2001 | Halliyal et al. |
6266281 | July 24, 2001 | Derhacobian et al. |
6272047 | August 7, 2001 | Mihnea et al. |
6275414 | August 14, 2001 | Randolph et al. |
6281545 | August 28, 2001 | Liang et al. |
6282133 | August 28, 2001 | Nakagawa et al. |
6282145 | August 28, 2001 | Tran et al. |
6285246 | September 4, 2001 | Basu |
6285574 | September 4, 2001 | Eitan |
6285589 | September 4, 2001 | Kajitani |
6285614 | September 4, 2001 | Mulatti et al. |
6292394 | September 18, 2001 | Cohen et al. |
6297096 | October 2, 2001 | Boaz |
6297143 | October 2, 2001 | Foote et al. |
6297974 | October 2, 2001 | Ganesan et al. |
6304485 | October 16, 2001 | Harari et al. |
6307784 | October 23, 2001 | Hamilton et al. |
6307807 | October 23, 2001 | Sakui et al. |
6308485 | October 30, 2001 | Harari et al. |
6320786 | November 20, 2001 | Chang et al. |
6324094 | November 27, 2001 | Chevallier |
6326265 | December 4, 2001 | Liu et al. |
6330192 | December 11, 2001 | Ohba et al. |
6331950 | December 18, 2001 | Kuo et al. |
6335874 | January 1, 2002 | Eitan |
6337502 | January 8, 2002 | Eitan et al. |
6339556 | January 15, 2002 | Watanabe |
6343033 | January 29, 2002 | Parker |
6346442 | February 12, 2002 | Aloni et al. |
6348381 | February 19, 2002 | Jong |
6348711 | February 19, 2002 | Eitan |
6351415 | February 26, 2002 | Kushnarenko |
6353356 | March 5, 2002 | Liu |
6353554 | March 5, 2002 | Banks |
6353555 | March 5, 2002 | Jeong |
6356469 | March 12, 2002 | Roohparvar et al. |
6359501 | March 19, 2002 | Lin et al. |
6374337 | April 16, 2002 | Estakhri |
6385086 | May 7, 2002 | Mihara et al. |
6396741 | May 28, 2002 | Bloom et al. |
6400209 | June 4, 2002 | Matsuyama et al. |
6400607 | June 4, 2002 | Pasotti et al. |
6407537 | June 18, 2002 | Antheunis |
6410388 | June 25, 2002 | Kluth et al. |
6417081 | July 9, 2002 | Thurgate |
6418506 | July 9, 2002 | Pashley et al. |
6426898 | July 30, 2002 | Mihnea et al. |
6429063 | August 6, 2002 | Eitan |
6433624 | August 13, 2002 | Grossnikle et al. |
6436766 | August 20, 2002 | Rangarajan et al. |
6436768 | August 20, 2002 | Yang et al. |
6438031 | August 20, 2002 | Fastow |
6438035 | August 20, 2002 | Yamamoto et al. |
6440797 | August 27, 2002 | Wu et al. |
6442074 | August 27, 2002 | Hamilton et al. |
6445030 | September 3, 2002 | Wu et al. |
6449188 | September 10, 2002 | Fastow |
6449190 | September 10, 2002 | Bill |
6452438 | September 17, 2002 | Li |
6456528 | September 24, 2002 | Chen |
6456533 | September 24, 2002 | Hamilton et al. |
6458656 | October 1, 2002 | Park et al. |
6458677 | October 1, 2002 | Hopper et al. |
6469929 | October 22, 2002 | Kushnarenko et al. |
6469935 | October 22, 2002 | Hayashi |
6472706 | October 29, 2002 | Widdershoven et al. |
6477085 | November 5, 2002 | Kuo |
6490204 | December 3, 2002 | Bloom et al. |
6496414 | December 17, 2002 | Kasa et al. |
6504756 | January 7, 2003 | Gonzalez et al. |
6510082 | January 21, 2003 | Le et al. |
6512701 | January 28, 2003 | Hamilton et al. |
6519180 | February 11, 2003 | Tran et al. |
6519182 | February 11, 2003 | Derhacobian et al. |
6522585 | February 18, 2003 | Pasternak |
6525969 | February 25, 2003 | Kurihara et al. |
6528390 | March 4, 2003 | Komori et al. |
6529412 | March 4, 2003 | Chen et al. |
6532173 | March 11, 2003 | Lioka et al. |
6535020 | March 18, 2003 | Yin |
6535434 | March 18, 2003 | Maayan et al. |
6537881 | March 25, 2003 | Rangarjan et al. |
6538270 | March 25, 2003 | Randolph et al. |
6541816 | April 1, 2003 | Ramsbey et al. |
6552387 | April 22, 2003 | Eitan |
6555436 | April 29, 2003 | Ramsbey et al. |
6559500 | May 6, 2003 | Torii |
6562683 | May 13, 2003 | Wang et al. |
6566194 | May 20, 2003 | Ramsbey et al. |
6566699 | May 20, 2003 | Eitan |
6567303 | May 20, 2003 | Hamilton et al. |
6567312 | May 20, 2003 | Torii et al. |
6570211 | May 27, 2003 | He et al. |
6574139 | June 3, 2003 | Kurihara |
6577514 | June 10, 2003 | Shor et al. |
6577532 | June 10, 2003 | Chevallier |
6577547 | June 10, 2003 | Ukon |
6583005 | June 24, 2003 | Hashimoto et al. |
6583479 | June 24, 2003 | Fastow et al. |
6584017 | June 24, 2003 | Maayan et al. |
6590811 | July 8, 2003 | Hamilton et al. |
6593606 | July 15, 2003 | Randolph et al. |
6594181 | July 15, 2003 | Yamada |
6608526 | August 19, 2003 | Sauer |
6614052 | September 2, 2003 | Zhang |
6614295 | September 2, 2003 | Tsuchi |
6614686 | September 2, 2003 | Kawamura |
6614692 | September 2, 2003 | Maayan et al. |
6617179 | September 9, 2003 | Kim |
6617215 | September 9, 2003 | Halliyal et al. |
6618290 | September 9, 2003 | Wang et al. |
6624672 | September 23, 2003 | Confaloneri et al. |
6627555 | September 30, 2003 | Eitan et al. |
6630384 | October 7, 2003 | Sun et al. |
6633496 | October 14, 2003 | Maayan et al. |
6633499 | October 14, 2003 | Eitan et al. |
6633956 | October 14, 2003 | Mitani |
6636440 | October 21, 2003 | Maayan et al. |
6639271 | October 28, 2003 | Zheng et al. |
6639837 | October 28, 2003 | Takano et al. |
6639844 | October 28, 2003 | Liu et al. |
6639849 | October 28, 2003 | Takahashi et al. |
6642148 | November 4, 2003 | Ghandehari et al. |
6642573 | November 4, 2003 | Halliyal et al. |
6642586 | November 4, 2003 | Takahashi |
6643170 | November 4, 2003 | Huang et al. |
6643177 | November 4, 2003 | Le et al. |
6643178 | November 4, 2003 | Kurihara |
6643181 | November 4, 2003 | Sofer et al. |
6645801 | November 11, 2003 | Ramsbey et al. |
6649972 | November 18, 2003 | Eitan |
6650568 | November 18, 2003 | Iijima |
6653190 | November 25, 2003 | Yang et al. |
6653191 | November 25, 2003 | Yang et al. |
6654296 | November 25, 2003 | Jang et al. |
6664588 | December 16, 2003 | Eitan |
6665769 | December 16, 2003 | Cohen et al. |
6670241 | December 30, 2003 | Kamal et al. |
6670669 | December 30, 2003 | Kawamura |
6674138 | January 6, 2004 | Halliyal et al. |
6677805 | January 13, 2004 | Shor et al. |
6680509 | January 20, 2004 | Wu et al. |
6686242 | February 3, 2004 | Willer et al. |
6690602 | February 10, 2004 | Le et al. |
6700818 | March 2, 2004 | Shappir et al. |
6717207 | April 6, 2004 | Kato |
6723518 | April 20, 2004 | Papsidero et al. |
6731542 | May 4, 2004 | Le et al. |
6738289 | May 18, 2004 | Gongwer et al. |
6744692 | June 1, 2004 | Shiota et al. |
6765259 | July 20, 2004 | Kim |
6768165 | July 27, 2004 | Eitan |
6781876 | August 24, 2004 | Forbes et al. |
6788579 | September 7, 2004 | Gregori et al. |
6791396 | September 14, 2004 | Shor et al. |
6794249 | September 21, 2004 | Palm et al. |
6829172 | December 7, 2004 | Bloom et al. |
6831872 | December 14, 2004 | Matsuoka |
6836431 | December 28, 2004 | Chang |
6870772 | March 22, 2005 | Nitta et al. |
6871258 | March 22, 2005 | Micheloni et al. |
6885585 | April 26, 2005 | Maayan et al. |
6888745 | May 3, 2005 | Ehiro et al. |
6912160 | June 28, 2005 | Yamada |
6917544 | July 12, 2005 | Maayan et al. |
6928001 | August 9, 2005 | Avni et al. |
6937523 | August 30, 2005 | Eshel |
6967872 | November 22, 2005 | Quader et al. |
6996692 | February 7, 2006 | Kuono |
7079420 | July 18, 2006 | Shappir et al. |
20010006477 | July 5, 2001 | Banks |
20020004878 | January 10, 2002 | Norman |
20020004921 | January 10, 2002 | Muranaka et al. |
20020064911 | May 30, 2002 | Eitan |
20020132436 | September 19, 2002 | Eliyahu et al. |
20020140109 | October 3, 2002 | Keshavarzi et al. |
20020145465 | October 10, 2002 | Shor et al. |
20020191465 | December 19, 2002 | Maayan et al. |
20020199065 | December 26, 2002 | Subramoney et al. |
20030001213 | January 2, 2003 | Lai |
20030021155 | January 30, 2003 | Yachareni et al. |
20030072192 | April 17, 2003 | Bloom et al. |
20030076710 | April 24, 2003 | Sofer et al. |
20030117841 | June 26, 2003 | Yamashita |
20030131186 | July 10, 2003 | Buhr |
20030134476 | July 17, 2003 | Roizin et al. |
20030142544 | July 31, 2003 | Maayan et al. |
20030145176 | July 31, 2003 | Dvir et al. |
20030145188 | July 31, 2003 | Cohen et al. |
20030155659 | August 21, 2003 | Verma et al. |
20030190786 | October 9, 2003 | Ramsbey et al. |
20030197221 | October 23, 2003 | Shinozaki et al. |
20030202411 | October 30, 2003 | Yamada |
20030206435 | November 6, 2003 | Takahashi |
20030208663 | November 6, 2003 | Van Buskirk et al. |
20030209767 | November 13, 2003 | Takahashi et al. |
20030214844 | November 20, 2003 | Iijima |
20030218207 | November 27, 2003 | Hashimoto et al. |
20030218913 | November 27, 2003 | Le et al. |
20030222303 | December 4, 2003 | Fukuda et al. |
20030227796 | December 11, 2003 | Miki et al. |
20040012993 | January 22, 2004 | Kurihara |
20040013000 | January 22, 2004 | Torii |
20040014290 | January 22, 2004 | Yang et al. |
20040021172 | February 5, 2004 | Zheng et al. |
20040027858 | February 12, 2004 | Takahashi et al. |
20040151034 | August 5, 2004 | Shor et al. |
20040153621 | August 5, 2004 | Polansky et al. |
20040157393 | August 12, 2004 | Hwang |
20040222437 | November 11, 2004 | Avni et al. |
20050058005 | March 17, 2005 | Shappir et al. |
20050117395 | June 2, 2005 | Maayan et al. |
20050140405 | June 30, 2005 | Do et al. |
0 656 628 | June 1995 | EP |
0751560 | June 1995 | EP |
0693781 | January 1996 | EP |
0 822 557 | February 1998 | EP |
0 843 398 | May 1998 | EP |
0580467 | September 1998 | EP |
0461764 | July 2000 | EP |
1 071 096 | January 2001 | EP |
1073120 | January 2001 | EP |
1 091 418 | April 2001 | EP |
1126468 | August 2001 | EP |
0740307 | December 2001 | EP |
1164597 | December 2001 | EP |
1 207 552 | May 2002 | EP |
1 223 586 | July 2002 | EP |
1225596 | July 2002 | EP |
1227501 | July 2002 | EP |
1333445 | August 2003 | EP |
1 365 452 | November 2003 | EP |
001217744 | March 2004 | EP |
1297899 | November 1972 | GB |
2157489 | March 1985 | GB |
54-053929 | April 1979 | JP |
60-200566 | October 1985 | JP |
60201594 | October 1985 | JP |
63-249375 | October 1988 | JP |
3-285358 | December 1991 | JP |
04-226071 | August 1992 | JP |
04-291962 | October 1992 | JP |
05021758 | January 1993 | JP |
06151833 | May 1994 | JP |
06-232416 | August 1994 | JP |
07193151 | July 1995 | JP |
08-106791 | April 1996 | JP |
08-297988 | November 1996 | JP |
09-017981 | January 1997 | JP |
09162314 | June 1997 | JP |
10-106276 | April 1998 | JP |
10 334676 | December 1998 | JP |
11-162182 | June 1999 | JP |
11-354758 | December 1999 | JP |
2001-085646 | March 2001 | JP |
2001-118392 | April 2001 | JP |
2001-156189 | June 2001 | JP |
2002-216488 | August 2002 | JP |
3358663 | October 2002 | JP |
WO 81/00790 | March 1981 | WO |
WO 96/15553 | May 1996 | WO |
WO 96/25741 | August 1996 | WO |
WO 98/03977 | January 1998 | WO |
WO 99/31670 | June 1999 | WO |
WO 99/57728 | November 1999 | WO |
WO 00/46808 | August 2000 | WO |
WO 01/65566 | September 2001 | WO |
WO 01/65567 | September 2001 | WO |
WO 01/84552 | November 2001 | WO |
WO 02/43073 | May 2002 | WO |
WO 03/032393 | April 2003 | WO |
WO 03/036651 | May 2003 | WO |
WO 03/054964 | July 2003 | WO |
WO 03/063167 | July 2003 | WO |
WO 03/063168 | July 2003 | WO |
WO 03/079370 | September 2003 | WO |
WO 03/079446 | September 2003 | WO |
WO 03/083916 | October 2003 | WO |
WO 03/088258 | October 2003 | WO |
WO 03/088259 | October 2003 | WO |
WO 03/088260 | October 2003 | WO |
WO 03/088261 | October 2003 | WO |
WO 03/088353 | October 2003 | WO |
WO 03/100790 | December 2003 | WO |
- U.S. Appl. No. 08/902,890, filed Jul. 30, 1997, Eitan.
- Bude et al., EEPROM/Flash Sub 3.0V drain—Source Bias Hot Carrier Writing, IEDM, 1995, pp. 989-992.
- Bude et al., Secondary Electron Flash—a High Performance, Low Power Flash Technology for 0.35 um and below, IEDM, 1997, 279-282.
- Bude et al., Modeling Nonequilibrium Hot Carrier Device Effects, Conference of Insulator Specialists of Europe, Jun. 1997, Sweden.
- Jung et al., IEEE Journal of Solid-State Circuits, Nov. 1996, 1575-1583, vol. 31, No. 11.
- Campardo et al., IEEE Journal of Solid-State Circuits, Nov. 2000, 1655-1667, vol. 35, No. 11.
- Lin et al., Novel Source-Controlled Self-Verified Programming for Multilevel EEPROM's, IEEE Transactions on Electron Devices, Jun. 2000, 1166-1174, vol. 47, No. 6.
- Chan et al., A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device, IEEE Electron Device Letters, Mar. 1987, vol. EDL-8, No. 3.
- Eitan et al., “Hot-Electron Injection Into the Oxide in n-Channel MOS Devices”, IEEE Transactions on Electron Devices, vol. ED-28, No. 3, pp. 328-370, Mar. 1981.
- Roy Anirban, “Characterization and Modeling of Charge Trapping and Retention in Novel Multi-Dielectric Nonvolatile Semiconductor Memory Devices”, Microelectronics Laboratory, Sherman Fairchild Center, Department of Computer Science and Electrical Engineering, Bethlehem, Pennsylvania, p. 1-35, 1989.
- Ma et al., A Dual-bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single-Vcc High Density Flash Memories, IEEE, 1994, 57-60.
- Oshima et al., Process and Device Technologies for 16Mbit EPROMs with Large-Tilt-Angle Implanted P-Pocket Cell, IEEE, Dec. 1990, Ch. 2865-4/90/0000-0095, pp. 521-524, San Francisco, California.
- Lee, A new approach for the floating-gate MOS nonvolatile memory, Applied Physics Letters, Oct. 1977, 475-476, vol. 31, No. 7, American Institute of Physics.
- Glasser et al., MOS Device Electronics, The Design and Analysis of VLSI Circuits, Chapter 2, 67-163, 1998, Addison-Wesley Publishing Company.
- Bhattacharyya et al., FET Gate Structure for Nonvolatile N-Channel Read-Mostly Memory Device, IBM Technical Disclosure Bulletin, Nov. 1975, 1768, vol. 18, No. 6.
- Ricco et al., Nonvolatile Multilevel Memories for Digital Applications, Dec. 1998, 2399-2421, vol. 86, No. 12, Institute of Electrical and Electronics Engineers, Inc.
- Martin, Improved Circuits for the Realization of Switched-Capacitor Filters, IEEE Transactions on Circuits and Systems, Apr. 1980, 237-244, vol. CAS-27.
- Tseng et al., “Thin CVD Stacked Gate Dielectric for ULSI Technology”, IEEE, pp. 321-214; 1993, 13.1.1-13.1.4.
- Pickar, Ion Implementation is Silicon—Physics, Processing, and Microelectronic Devices, Applied Solid State Science, 1975, 151-241, vol. 5, Academic Press.
- 2 Bit/Cell EEPROM Cell Using Band-To-Band Tunneling for Data Read-Out, IBM Technical Disclosure Bulletin, 1992, 136-140, vol. 35 No. 4B.
- Umezawa et al., A 5-V-Only Operation 0.6-μm Flash EEPROM with Row Decoder Scheme in Triple-Well Structure, IEEE Journal of Solid-State Circuits, 1992, 1540, vol. 27.
- Mitchell et al., A new self-aligned planar array cell for ultra high density EPROMS, 1987.
- Esquivel et al., High Density Contactless, Self Aligned EPROM Cell Array Technology, 1986.
- Johns, Martin, Analog Integrated Circuit Design, Jun. 1, 1997, Chapter 10, John Wiley and Sons Inc.
- Allen et al., CMOS Analog Circuit Design, 2002, 259 pages, Oxford University Press.
- Klinke et al., A very-high-slew-rate CMOS operational amplifier, IEEE Journal of Solid-State Circuits, 1989, 744-746, 24 vol.
- Shor et al, paper WA2.04.01—Self regulated Four phased charge pump with boosted wells, ISCAS 2002.
- Fotouhi, An efficient CMOS line driver for 1.544-Mb/s T1 and 2.048-Mb/s E1 applications, IEEE Journal of Solid-State Circuits, 2003, 226-236pages, 38vol.
- P-N Junction Diode, Physics of semiconductor devices, 1981, Ch. 2, “A Wiley-Interscience Publication”, John Wiley & Sons Publishers.
- Chang, Non Volatile Semiconductor Memory Devices, Proceedings of the IEEE, 64 vol., No. 7, pp. 1039-1059; Jul. 1976.
- Yoon, Sukyoon, et al., A Novel Substrate Hot Electron and Hole Injection Structure with a double-implanted buried-channel MOSFET, IEEE Transactions on Electron Devices, Dec. 1991, p. 2722, vol. 38, No. 12.
- 4 Bits of Digital Data Fit in a Single Cell, Technology Newsletter, Electronic Design, Apr. 1, 1996.
- M. Specht et al, Novel Dual Bit Tri- Gate Charge Trapping Memory Devices, IEEE Electron Device Letters, vol. 25, No. 12, Dec. 2004, pp. 810-812.
- Bu, Jiankang et al., “Design Considerations in Scaled SONOS Nonvolatile Memory Devices” Lehigh University, Bethlehem, PA, Power Point Presentation, pp. 1-24, 2000; http://klabs.org/richcontent/MemoryContent/nvmt—symp/nvmts—2000/presentations/bu—white—sonos—lehigh—univ.pdf.
- Adams et al., “SONOS Nonvolatile Semiconductor Memories for Space and Military Applications”, Symposium, 2000. http://klabs.org/richcontent/MemoryContent/nvmt—symp/nvmts—2000/papers/adams—d.pdf.
- “Philips Research—Technologies—Embedded Nonvolatile Memories” http://research.philips.com/technologies/ics/nvmemories/index.html.
- “Semiconductor Memory: Non-Volatile Memory (NVM)”, National University of Singapore, Department of Electrical and Computer Engineering: http://ece.nus.edu.sg/stfpage/elezhucx/myweb/NVM.pdf.
- “Saifun Non-Volatile Memory Technology”, 1st Edition, 2005, published and written by Saifun Semiconductors Ltd., 1110 pgs.
- European Search Report No. EP06100056 dated Jul. 2, 2007.
Type: Grant
Filed: Jan 9, 2006
Date of Patent: Sep 2, 2008
Patent Publication Number: 20060126396
Assignee: Saifun Semiconductors Ltd. (Netanya)
Inventors: Assaf Shappir (Kiryat Ono), Dror Avni (Haifa), Boaz Eitan (Ra'anana)
Primary Examiner: Son L Mai
Attorney: EMPK & Shiloh, LLP
Application Number: 11/328,015
International Classification: G11C 16/06 (20060101); G11C 16/04 (20060101);