Semiconductor device having an organic anti-reflective coating (ARC) and method therefor
In a making a semiconductor device, a patterning stack above a conductive material that is to be etched has a patterned photoresist layer that is used to pattern an underlying a tetraethyl-ortho-silicate (TEOS) layer. The TEOS layer is deposited at a lower temperature than is conventional. The low temperature TEOS layer is over an organic anti-reflective coating (ARC) that is over the conductive layer. The low temperature TEOS layer provides adhesion between the organic ARC and the photoresist, has low defectivity, operates as a hard mask, and serves as a phase shift layer that helps, in combination with the organic ARC, to reduce undesired reflection.
Latest Freescale Semiconductor, Inc. Patents:
- AIR CAVITY PACKAGES AND METHODS FOR THE PRODUCTION THEREOF
- METHODS AND SYSTEMS FOR ELECTRICALLY CALIBRATING TRANSDUCERS
- SINTERED MULTILAYER HEAT SINKS FOR MICROELECTRONIC PACKAGES AND METHODS FOR THE PRODUCTION THEREOF
- CONTROLLED PULSE GENERATION METHODS AND APPARATUSES FOR EVALUATING STICTION IN MICROELECTROMECHANICAL SYSTEMS DEVICES
- SYSTEMS AND METHODS FOR CREATING BLOCK CONSTRAINTS IN INTEGRATED CIRCUIT DESIGNS
This invention relates to semiconductor devices, and more particularly, to semiconductor devices that utilize an organic anti-reflective coating (ARC).
RELATED ARTIn semiconductor manufacturing there are many layers that require a patterned protective layer for film stack etching. Two known techniques used in such a patterned etch are inorganic anti-reflective coating (ARC) hard masking and spin-on organic bottom anti-reflective coating (BARC). Inorganic ARC hard masking patterning schemes pose difficulties for some applications because the amount of photoresist required to protect the hard mask during the hard mask etch place a lower limit on photoresist thickness. This limit can prevent the use of the thinner photoresist films that give better resolution. Although the spin-on BARC is relatively easier to apply, it is typically so similar to photoresist in its chemical composition and thus etch properties that it also requires a thick photoresist. To circumvent these issues, the use of amorphous carbon thin films has been proposed. Such films have been attempted in semiconductor manufacturing but have been found to have relatively high defect densities of greater than 3.0 defects per square centimeter.
Thus there is a need for an improved mask stack with high resolution and low defectivity.
The present invention is illustrated by way of example and not limited by the accompanying figures, in which like references indicate similar elements, and in which:
Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.
DETAILED DESCRIPTION OF THE DRAWINGSIn one aspect, a patterning stack above a conductive material that is to be etched has a patterned photoresist layer that is used to pattern an underlying a tetraethyl-ortho-silicate (TEOS) layer. The TEOS layer is deposited at a lower temperature than is conventional. The low temperature TEOS layer is over an organic anti-reflective coating (ARC), which is over the conductive layer. The low temperature TEOS layer provides adhesion to both the organic ARC and the photoresist, has low defectivity, operates as a hard mask, and serves as a phase shift layer that helps, in combination with the organic ARC, to reduce undesired reflection. The issue with adhesion has become more difficult with the introduction of photoresists designed for 193 nanometer lithography. The following description provides a more complete explanation of the preferred embodiment of the invention as well as other alternative solutions.
Shown in
The flow rates are 840 milligrams per minute (mgm) for TEOS, 840 sccm for the oxygen, and 560 sccm for the helium. The power is set at 510 watts for the high frequency and 110 watts for the low frequency. This equipment and these settings are exemplary and could be different. The temperature is intentionally less than the typical deposition temperature of 400 degrees Celsius for TEOS. The temperature is preferably lower than about 350 degrees Celsius. The temperature should also be greater than about 250 degrees Celsius. Other equipment would almost certainly run at somewhat different conditions and such settings would be determined by experimentation. In this example, substrate 12 is silicon, insulating layer 14 is silicon oxide of about 15 Angstroms, conductive material 16 is polysilicon of about 1000 Angstroms, organic ARC 18 is an hydrogenated amorphous carbon film deposited by plasma enhanced chemical vapor deposition (PECVD) as is known to one of ordinary skill in the art and is 500 Angstroms thick, and patterned photoresist 22 is 2500 Angstroms thick. A thinner photoresist at 1500 Angstroms may be preferable. On the other hand, a polysilicon thickness of 1500 Angstroms may be preferable. Also if metal is used instead polysilicon, the thickness is preferably less than 1000 Angstroms.
Shown in
Shown in
Shown in
Shown in
Shown in
Shown in
The use of this low temperature TEOS is beneficial because it essentially eliminates photoresist poisoning that causes photoresist to not develop in areas where it is intended to be removed. The poisoning generally comes from nitrogen in the photoresist that neutralizes the acid in the photoresist. Because the TEOS has no nitrogen, there is no nitrogen to poison the photoresist. Another benefit of low temperature TEOS is that the photoresist adheres well to it. This is contrasted with conventional 400 degree TEOS from which the photoresist does tend to delaminate, especially for photoresists that are designed for 193 nanometer lithography. Also it retains good adherence to the underlying organic ARC layer. Another benefit is that the optical properties of TEOS (n and k at 193 nanometers) provide, in combination with the organic ARC, effective anti-reflection properties. Another benefit is the ease of photolithography rework in the event of improper photoresist patterning in which case the photoresist needs to be removed and re-applied. In such event the TEOS does not need to be removed. Films directly under the photoresist that are etched when photoresist is removed would also have to be removed and re-applied. The TEOS layer does not have to be removed and re-applied in that situation. Further, it protects the organic ARC during the rework process.
An alternative to the above described TEOS solution is to use a organosilane plus an oxidizer to form the layer between ARC 18 and photoresist 22 in the place of TEOS layer 20. The organosilane and oxidizer should be nitrogen-free. TEOS is preferable at least because the chemicals for it are less expensive and tool availability is better. TEOS is also a very stable film. This stability may be difficult to match. A typical organosilane for this purpose is trimethylsilane. A typical oxidizer would be either pure oxygen or carbon dioxide.
Another alternative to the TEOS solution is to use silicon nitride in combination with one of silicon-rich oxynitride (SRON) and silicon-rich oxide (SRO). In one case the combination would be a composite layer that would replace TEOS layer 20. The silicon nitride layer would be on the organic ARC 16 and the SRON or SRO layer would be between the photoresist and the silicon nitride layer. This is effective in providing both the necessary adhesion and the low defectivity. In another case the combination would be separated by the organic ARC. The silicon nitride layer would be between the conductive layer 16 and the ARC layer 18. The SRON or SRO layer would be between the ARC layer 18 and the photoresist. This is also effective in providing adequate adhesion and defectivity. These two alternatives using SRO or SRON in combination with silicon nitride are both more complicated than the TEOS solution and provide a more difficult integration with preferred processes.
In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. For example, the organic ARC may not have to be amorphous. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Claims
1. A method for forming a transistor, comprising:
- providing a semiconductor substrate;
- forming an insulating layer over the semiconductor substrate, wherein the insulating layer is for use as a gate dielectric;
- forming a conductive layer over the insulating layer;
- forming an organic anti-reflective coating (ARC) layer over the conductive layer;
- depositing a silicon oxide cap layer using a organosilane based precursor over the organic ARC layer;
- depositing a photoresist layer over the silicon oxide cap layer;
- patterning the photoresist layer to form a patterned photoresist structure;
- after the patterning, etching the silicon oxide cap and the organic ARC layer using the patterned photoresist structure as a mask;
- thinning the ARC layer to form a thinned organic ARC layer
- etching the conductive using the thinned organic ARC layer as a mask to form a gate from the conductive layer; and
- forming a source and a drain in the semiconductor substrate, wherein the source is on a first side of the gate and the drain is on a second side of the gate.
2. The method of claim 1 further comprising thinning the patterned photoresist.
5324676 | June 28, 1994 | Guterman |
5536681 | July 16, 1996 | Jang |
5635425 | June 3, 1997 | Chen |
5807660 | September 15, 1998 | Lin et al. |
5880018 | March 9, 1999 | Boeck et al. |
5976992 | November 2, 1999 | Ui et al. |
5998100 | December 7, 1999 | Azuma et al. |
6093973 | July 25, 2000 | Ngo et al. |
6143666 | November 7, 2000 | Lin et al. |
6159863 | December 12, 2000 | Chen et al. |
6187687 | February 13, 2001 | Plat et al. |
6187688 | February 13, 2001 | Ohkuni et al. |
6197687 | March 6, 2001 | Buynoski |
6211078 | April 3, 2001 | Mathews |
6214637 | April 10, 2001 | Kim et al. |
6306771 | October 23, 2001 | Syau et al. |
6316167 | November 13, 2001 | Angelopoulos et al. |
6417084 | July 9, 2002 | Singh et al. |
6417167 | July 9, 2002 | Kazutoshi |
6420097 | July 16, 2002 | Pike et al. |
6423384 | July 23, 2002 | Khazeni et al. |
6423385 | July 23, 2002 | Kagawa et al. |
6428894 | August 6, 2002 | Babich et al. |
6479315 | November 12, 2002 | Zosel et al. |
6503818 | January 7, 2003 | Jang |
6541397 | April 1, 2003 | Bencher |
6548423 | April 15, 2003 | Plat et al. |
6656830 | December 2, 2003 | Subramanian et al. |
6716571 | April 6, 2004 | Gabriel et al. |
6764949 | July 20, 2004 | Bonser et al. |
6894342 | May 17, 2005 | Hui et al. |
6900002 | May 31, 2005 | Plat et al. |
6972255 | December 6, 2005 | Reber et al. |
7208423 | April 24, 2007 | Hashimoto et al. |
20010036732 | November 1, 2001 | Yoshida et al. |
1154468 | November 2001 | EP |
2001085407 | March 2001 | JP |
200212972 | January 2002 | JP |
2002530885 | September 2002 | JP |
2002535847 | October 2002 | JP |
20020009109 | February 2002 | KR |
0031782 | February 2000 | WO |
- Widmann et al; “Technologie hochintegrierter Schaltungen”; 1996 Springer Verlag, pp. 63-64.
- Search report for corresponding EPC Application No. 04778107.5-1235.
- U.S. Appl. No. 60/183,507, filed Feb. 17, 2000.
- PCT Application PCT/US2004/022434, Search Report and Written Opinion, mailed Jan. 28, 2005.
- Office Action mailed Feb. 6, 2006 in U.S. Appl. No. 10/987,790.
- Notice of Allowance mailed Sep. 21, 2006 in U.S. Appl. No. 10/987,790.
Type: Grant
Filed: Feb 16, 2007
Date of Patent: Oct 18, 2011
Patent Publication Number: 20070141770
Assignee: Freescale Semiconductor, Inc. (Austin, TX)
Inventors: Douglas M. Reber (St. Ismier), Mark D. Hall (Austin, TX), Kurt H. Junker (Austin, TX), Kyle W. Patterson (Froges), Tab Allen Stephens (Austin, TX), Edward K. Theiss (Cedar Park, TX), Srikanteswara Dakshiina-Murthy (Wappingers Falls, NY), Marilyn Irene Wright (Sunnyvale, CA)
Primary Examiner: Andy Huynh
Attorney: James L. Clingan, Jr.
Application Number: 11/676,100
International Classification: H01L 21/4763 (20060101);