Deposition ring of a process kit for semiconductor substrate processing
Latest APPLIED MATERIALS, INC. Patents:
- SELECTIVE ETCHING OF SILICON-AND-GERMANIUM-CONTAINING MATERIALS WITH REDUCED UNDER LAYER LOSS
- METAL SIGNAL OR POWERLINE SEPARATION THROUGH SELECTIVE DEPOSITION IN ADVANCED MEMORY DEVICES
- FORMATION OF GATE ALL AROUND DEVICE
- METHODS OF MANUFACTURING INTERCONNECT STRUCTURES
- DISTINGUISHED FLIP CHIP PACKAGING FOR STRESS RELAXATION AND ENHANCED EM PROTECTION
Description
Claims
The ornamental design for a deposition ring of a process kit for semiconductor substrate processing, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
Other references
8485128 | July 16, 2013 | Kellogg et al. |
9818585 | November 14, 2017 | Green et al. |
D812014 | March 6, 2018 | Katagiyama |
D888903 | June 30, 2020 | Gunther |
D933725 | October 19, 2021 | Koppa |
D933726 | October 19, 2021 | Savandaiah |
D934315 | October 26, 2021 | Lavitsky |
20090050272 | February 26, 2009 | Rosenberg |
20120042825 | February 23, 2012 | Hawrylchak |
20120103257 | May 3, 2012 | Rasheed |
20130055952 | March 7, 2013 | Subramani |
20130206070 | August 15, 2013 | Chen |
20140262763 | September 18, 2014 | Rasheed et al. |
20160322250 | November 3, 2016 | Male et al. |
20170002461 | January 5, 2017 | Johanson |
20190259635 | August 22, 2019 | Parathithasan |
20190259647 | August 22, 2019 | Thirunavukarasu |
20200194243 | June 18, 2020 | Gunther |
20200234928 | July 23, 2020 | Vishwanath |
20220157572 | May 19, 2022 | Chowdhury |
20220165551 | May 26, 2022 | Pei et al. |
20220344134 | October 27, 2022 | Mustafa |
20220406573 | December 22, 2022 | Gunther |
10-2009-0064113 | June 2009 | KR |
D211225 | May 2021 | TW |
D217060 | February 2022 | TW |
- PCT International Search Report and Written Opinion for PCT/US2023/027370 dated Oct. 30, 2023.
Patent History
Patent number: D1059312
Type: Grant
Filed: Aug 4, 2022
Date of Patent: Jan 28, 2025
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Abhishek Chowdhury (Bangalore), Nataraj Bhaskar Rao (Bangalore), Edwin C. Suarez (Pleasanton, CA), Harisha Sathyanarayana (Bangalore), Diego Ramiro Puente Sotomayor (Phoenix, AZ), Qanit Takmeel (Mesa, AZ), Mohammad Kamruzzaman Chowdhury (Phoenix, AZ), Arun Chakravarthy Chakravarthy (Tamil Nadu)
Primary Examiner: Brett Miller
Assistant Examiner: Russell Carnell Smith, Jr.
Application Number: 29/848,747
Type: Grant
Filed: Aug 4, 2022
Date of Patent: Jan 28, 2025
Assignee: APPLIED MATERIALS, INC. (Santa Clara, CA)
Inventors: Abhishek Chowdhury (Bangalore), Nataraj Bhaskar Rao (Bangalore), Edwin C. Suarez (Pleasanton, CA), Harisha Sathyanarayana (Bangalore), Diego Ramiro Puente Sotomayor (Phoenix, AZ), Qanit Takmeel (Mesa, AZ), Mohammad Kamruzzaman Chowdhury (Phoenix, AZ), Arun Chakravarthy Chakravarthy (Tamil Nadu)
Primary Examiner: Brett Miller
Assistant Examiner: Russell Carnell Smith, Jr.
Application Number: 29/848,747
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)