Portion of a matrix for surface mount package leadframe
Latest GEM Services, Inc. Patents:
- Bi-directional, reverse blocking battery switch
- SEMICONDUCTOR PACKAGE FEATURING FLIP-CHIP DIE SANDWICHED BETWEEN METAL LAYERS
- Semiconductor package featuring flip-chip die sandwiched between metal layers
- METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE PACKAGE WITH A HEATSINK
- SEMICONDUCTOR DEVICE PACKAGE HAVING FEATURES FORMED BY STAMPING
Description
FIG. 1 is a top plan view of a portion of a matrix for surface mount package leadframes showing my new design;
FIG. 2 is a top plan view of an enlarged fragment of the portion of a matrix for surface mount package leadframe; and,
FIG. 3 is a perspective view of a matrix for surface mount package leadframes showing my new design.
Claims
The ornamental design for portion of a matrix for surface mount package leadframe, as shown and described.
Referenced Cited
U.S. Patent Documents
4118859 | October 10, 1978 | Busler |
4234666 | November 18, 1980 | Gursky |
4298883 | November 3, 1981 | Komatsu et al. |
4633582 | January 6, 1987 | Ching et al. |
4809054 | February 28, 1989 | Waldner |
4818960 | April 4, 1989 | Satoh et al. |
4852250 | August 1, 1989 | Andrews |
4865193 | September 12, 1989 | Shimamoto et al. |
5115299 | May 19, 1992 | Wright |
5554886 | September 10, 1996 | Song |
5900582 | May 4, 1999 | Tomita et al. |
6016918 | January 25, 2000 | Ziberna |
6028350 | February 22, 2000 | Sabyeying |
6183589 | February 6, 2001 | Kim et al. |
6314639 | November 13, 2001 | Corisis |
6377742 | April 23, 2002 | Go |
D461170 | August 6, 2002 | Williams et al. |
D461172 | August 6, 2002 | Harnden et al. |
D461459 | August 13, 2002 | Harnden et al. |
D461783 | August 20, 2002 | Williams et al. |
D461784 | August 20, 2002 | Harnden et al. |
D462062 | August 27, 2002 | Williams et al. |
6448634 | September 10, 2002 | Hashimoto |
D465207 | November 5, 2002 | Williams et al. |
6486538 | November 26, 2002 | Reiss et al. |
D467231 | December 17, 2002 | Harnden et al. |
D467560 | December 24, 2002 | Harnden et al. |
D467884 | December 31, 2002 | Williams et al. |
D467885 | December 31, 2002 | Harnden et al. |
D471165 | March 4, 2003 | Williams et al. |
D483336 | December 9, 2003 | Harnden et al. |
D483337 | December 9, 2003 | Harnden et al. |
D484103 | December 23, 2003 | Harnden et al. |
D484104 | December 23, 2003 | Harnden et al. |
D484858 | January 6, 2004 | Harnden et al. |
D484859 | January 6, 2004 | Harnden et al. |
D485243 | January 13, 2004 | Harnden et al. |
D485244 | January 13, 2004 | Harnden et al. |
D485808 | January 27, 2004 | Harnden et al. |
D486802 | February 17, 2004 | Harnden et al. |
D487431 | March 9, 2004 | Williams et al. |
D487432 | March 9, 2004 | Harnden et al. |
D488136 | April 6, 2004 | Harnden et al. |
20020106835 | August 8, 2002 | Carter et al. |
Patent History
Patent number: D505122
Type: Grant
Filed: Jan 3, 2003
Date of Patent: May 17, 2005
Assignee: GEM Services, Inc. (San Jose, CA)
Inventors: James Harnden (Hollister, CA), Richard K. Williams (Cupertino, CA), Anthony Chia (Singapore), Chu Weibing (Shanghai), Allen K. Lam (Fremont, CA)
Primary Examiner: Philip S. Hyder
Assistant Examiner: Selina Sikder
Attorney: Townsend and Townsend and Crew LLP
Application Number: 29/173,668
Type: Grant
Filed: Jan 3, 2003
Date of Patent: May 17, 2005
Assignee: GEM Services, Inc. (San Jose, CA)
Inventors: James Harnden (Hollister, CA), Richard K. Williams (Cupertino, CA), Anthony Chia (Singapore), Chu Weibing (Shanghai), Allen K. Lam (Fremont, CA)
Primary Examiner: Philip S. Hyder
Assistant Examiner: Selina Sikder
Attorney: Townsend and Townsend and Crew LLP
Application Number: 29/173,668
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)