Power semiconductor device
Latest Mitsubishi Electric Corporation Patents:
- HIGH FREQUENCY AMPLIFIER AND MATCHING CIRCUIT
- COMMUNICATION SATELLITE SYSTEM, EDGE COMPUTING SYSTEM, AND MAIN SATELLITE
- INFORMATION PROCESSING SYSTEM, INFORMATION PROCESSING METHOD, AND SERVER
- ERROR CORRECTION ENCODING DEVICE, ERROR CORRECTION DECODING DEVICE, ERROR CORRECTION ENCODING METHOD, ERROR CORRECTION DECODING METHOD, CONTROL CIRCUIT, AND STORAGE MEDIUM
- INFORMATION PROCESSING DEVICE, AND PROCESSING METHOD
Description
The broken line portion of the figure drawings is included to show portions of the article that form no part of the claimed design.
Claims
The ornamental design for a power semiconductor device, as shown and described.
Referenced Cited
U.S. Patent Documents
Other references
D357672 | April 25, 1995 | Terasawa |
D469059 | January 21, 2003 | Ando |
D556686 | December 4, 2007 | Matsuo |
D587662 | March 3, 2009 | Soutome |
D705184 | May 20, 2014 | Takahashi |
D762185 | July 26, 2016 | Muehlensiep |
9418975 | August 16, 2016 | Yoneyama |
D767516 | September 27, 2016 | Yoneyama |
D773412 | December 6, 2016 | Yoneyama |
D773413 | December 6, 2016 | Yoneyama |
9627284 | April 18, 2017 | Tsukamoto |
9660356 | May 23, 2017 | Nakamura |
D790491 | June 27, 2017 | Hayashida |
D798249 | September 26, 2017 | Vinciarelli |
D799439 | October 10, 2017 | Hayashiguchi |
20040227231 | November 18, 2004 | Maly |
20080142948 | June 19, 2008 | Matsumoto |
20160190915 | June 30, 2016 | Horiuchi |
20160276234 | September 22, 2016 | Sugiyama |
20160284618 | September 29, 2016 | Tsukamoto |
20160336245 | November 17, 2016 | Egusa |
- Marsh Electronics Inc, Power semiconductors, no date, [online], [site visited May 25, 2017]. Available from Internet, <URL: https://www.marshelectronics.com/semiconductors.php>.
Patent History
Patent number: D814431
Type: Grant
Filed: Nov 12, 2015
Date of Patent: Apr 3, 2018
Assignee: Mitsubishi Electric Corporation (Tokyo)
Inventors: Manabu Matsumoto (Tokyo), Yoshitaka Otsubo (Tokyo), Hiroyuki Masumoto (Tokyo)
Primary Examiner: Thomas Johannes
Assistant Examiner: Shawn T Gingrich
Application Number: 29/545,425
Type: Grant
Filed: Nov 12, 2015
Date of Patent: Apr 3, 2018
Assignee: Mitsubishi Electric Corporation (Tokyo)
Inventors: Manabu Matsumoto (Tokyo), Yoshitaka Otsubo (Tokyo), Hiroyuki Masumoto (Tokyo)
Primary Examiner: Thomas Johannes
Assistant Examiner: Shawn T Gingrich
Application Number: 29/545,425
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)