Modular circuit board
Latest Patents:
Description
The broken lines shown in the drawings represent portions of the modular circuit board that form no part of the claimed design.
Claims
The ornamental design for a modular circuit board, as shown and described.
Referenced Cited
U.S. Patent Documents
| 2896033 | July 1959 | Hartz |
| 3072734 | January 1963 | Fox |
| D279670 | July 16, 1985 | Lukits |
| 4602271 | July 22, 1986 | Dougherty, Jr. |
| 4715928 | December 29, 1987 | Hamby |
| D319045 | August 13, 1991 | Hasegawa |
| D319629 | September 3, 1991 | Hasegawa |
| D319814 | September 10, 1991 | Hasegawa |
| D397093 | August 18, 1998 | Kim, II |
| 5895967 | April 20, 1999 | Stearns |
| D429704 | August 22, 2000 | Kang |
| 6121554 | September 19, 2000 | Kamikawa |
| D440209 | April 10, 2001 | Kang |
| D442149 | May 15, 2001 | Kang |
| D442150 | May 15, 2001 | Kang |
| D442567 | May 22, 2001 | Kang |
| D457146 | May 14, 2002 | Yamamoto |
| 6418030 | July 9, 2002 | Yamaguchi |
| 6462570 | October 8, 2002 | Price et al. |
| D466093 | November 26, 2002 | Ebihara |
| D471167 | March 4, 2003 | Ebihara |
| D474773 | May 20, 2003 | Kondo |
| D485536 | January 20, 2004 | Dang |
| 6936916 | August 30, 2005 | Moxham |
| D552048 | October 2, 2007 | He |
| D556158 | November 27, 2007 | Kong |
| 7511228 | March 31, 2009 | Yaung et al. |
| D599308 | September 1, 2009 | Blumberg, Jr. |
| D605613 | December 8, 2009 | Carter |
| D639756 | June 14, 2011 | Greene, Jr. |
| D642546 | August 2, 2011 | Greene, Jr. |
| D645039 | September 13, 2011 | Chen |
| 8113888 | February 14, 2012 | Carter |
| D676004 | February 12, 2013 | Lyubachev |
| D699201 | February 11, 2014 | Petsch |
| D768115 | October 4, 2016 | Kazanchian |
| D794586 | August 15, 2017 | Takahashi |
| D799438 | October 10, 2017 | Takahashi |
| D804437 | December 5, 2017 | Kantor |
| 20090250246 | October 8, 2009 | Yaung et al. |
Patent History
Patent number: D832229
Type: Grant
Filed: May 26, 2017
Date of Patent: Oct 30, 2018
Assignee:
Inventor: Edward Podubni (San Jose, CA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/605,611
Type: Grant
Filed: May 26, 2017
Date of Patent: Oct 30, 2018
Assignee:
Inventor: Edward Podubni (San Jose, CA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/605,611
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)