Bulk Effect Device Patents (Class 257/1)
-
Patent number: 8927955Abstract: According to one embodiment, a resistance change memory includes a first interconnect line extending in a first direction, a second interconnect line extending in a second direction intersecting with the first direction, and a cell unit which is provided at the intersection of the first interconnect line and the second interconnect line and which includes a memory element and a non-ohmic element that are connected in series. The memory element stores data in accordance with a change in a resistance state. The non-ohmic element includes a metal layer, a first semiconductor layer containing a first impurity, and a second semiconductor layer which is provided between the first semiconductor layer and the metal layer and which has an unevenly distributed layer.Type: GrantFiled: March 18, 2011Date of Patent: January 6, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Sonehara, Masaki Kondo
-
Patent number: 8921820Abstract: A phase change memory cell and a method for fabricating the phase change memory cell. The phase change memory cell includes a bottom electrode and a first non-conductive layer. The first non-conductive layer defines a first well, a first electrically conductive liner lines the first well, and the first well is filled with a phase change material in the phase change memory cell.Type: GrantFiled: December 18, 2012Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Matthew J. BrightSky, Chung H. Lam, Jing Li, Alejandro G. Schrott, Norma E. Sosa Cortes
-
Patent number: 8916949Abstract: A resistive memory device and a method for manufacturing the same are provided. The resistive memory device includes a lower electrode, a variable resistive layer formed on the lower electrode and configured so that the volume thereof is contracted or expanded according to temperature, and an upper electrode formed on the variable resistive layer. At least a portion of the lower electrode is configured to be electrically connected to the upper electrode.Type: GrantFiled: December 18, 2012Date of Patent: December 23, 2014Assignee: SK Hynix Inc.Inventors: Hyo Seob Yoon, Han Woo Cho
-
Patent number: 8912519Abstract: Provided are a variable resistive memory device and a method of fabricating the same. The variable resistive memory device includes an interlayer insulating film having an opening therein, the opening exposing a surface of a first electrode which is disposed at a bottom of the opening. A variable resistive layer is formed in the opening and a second electrode is formed on the variable resistive layer. The variable resistive layer has a sidewall that is separated from an inner side surface of the opening to define a gap between the sidewall of the variable resistive layer and the inner side surface of the opening.Type: GrantFiled: February 13, 2013Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventor: Keun Lee
-
Patent number: 8901526Abstract: A variable resistive memory device capable of reducing contact resistance by including a contact layer having low contact resistance, the variable resistive memory device including a substrate comprising an active region; a gate line on the substrate; a first contact layer electrically connected to the active region; a memory cell contact plug electrically connected to the first contact layer; and a variable resistive memory cell electrically connected to the memory cell contact plug, wherein the first contact layer has less contact resistance with respect to the active region than the memory cell contact plug.Type: GrantFiled: January 30, 2013Date of Patent: December 2, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hyung Nam, Yong-kwan Kim, Ho-joong Lee, Pulunsol Cho
-
Patent number: 8895950Abstract: Methods for passivating a carbonic nanolayer (that is, material layers comprised of low dimensional carbon structures with delocalized electrons such as carbon nanotubes and nanoscopic graphene flecks) to prevent or otherwise limit the encroachment of another material layer are disclosed. In some embodiments, a sacrificial material is implanted within a porous carbonic nanolayer to fill in the voids within the porous carbonic nanolayer while one or more other material layers are applied over or alongside the carbonic nanolayer. Once the other material layers are in place, the sacrificial material is removed. In other embodiments, a non-sacrificial filler material (selected and deposited in such a way as to not impair the switching function of the carbonic nanolayer) is used to form a barrier layer within a carbonic nanolayer. In other embodiments, carbon structures are combined with and nanoscopic particles to limit the porosity of a carbonic nanolayer.Type: GrantFiled: September 6, 2013Date of Patent: November 25, 2014Assignee: Nantero Inc.Inventors: Thomas Rueckes, H. Montgomery Manning, Rahul Sen
-
Patent number: 8890103Abstract: A semiconductive substrate that is suitable for realising electronic and/or optoelectronic devices that include at least one substrate, in particular of single crystal silicon, and an overlying layer of single crystal silicon. Advantageously, the semiconductive substrate comprises at least one functional coupling layer suitable for reducing the defects linked to the differences in the materials used. The functional coupling layer can comprise a corrugated portion made in the layer of single crystal silicon and suitable for reducing the defects linked to the differences in lattice constant of such materials used. Alternatively, the functional coupling layer can comprise a porous layer arranged between the substrate of single crystal silicon and the layer of single crystal silicon, and suitable for reducing the stress caused by the differences between the thermal expansion coefficients of the materials used. A manufacturing process of such a semiconductive substrate is also described.Type: GrantFiled: November 18, 2011Date of Patent: November 18, 2014Assignee: Consiglio Nazionale Delle RicercheInventors: Giuseppe Alessio Maria D'Arrigo, Francesco La Via
-
Patent number: 8890108Abstract: The present invention relates to resistive memory devices incorporating therein vertical selection transistors and methods for making the same. A memory device comprises a semiconductor substrate having a first type conductivity and a plurality of parallel trenches therein; a plurality of parallel common source lines having a second type conductivity opposite to the first type conductivity formed in the trench bottoms; a plurality of parallel gate electrodes formed on the trench sidewalls with a gate dielectric layer interposed therebetween, the gate electrodes being lower in height than the trench sidewalls; and a plurality of drain regions having the second type conductivity formed in top regions of the trench sidewalls, at least two of the drain regions being formed in each of the trench sidewalls and sharing a respective common channel formed in the each of the trench sidewalls and a respective one of the source lines.Type: GrantFiled: April 4, 2012Date of Patent: November 18, 2014Assignee: Avalanche Technology, Inc.Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang
-
Patent number: 8878240Abstract: A variable resistance memory device that includes a first electrode, a second electrode, a variable resistance layer interposed between the first electrode and a second electrode. A metal oxide electrode is interposed between the first electrode and the variable resistance layer, and the metal oxide electrode does not include a nitrogen constituent.Type: GrantFiled: September 14, 2012Date of Patent: November 4, 2014Assignee: SK Hynix Inc.Inventors: Ji-Won Moon, Sung-Hoon Lee, Sook-Joo Kim
-
Patent number: 8867219Abstract: A method is for making an electronic device and includes forming an interconnect layer stack on a sacrificial substrate and having a plurality of patterned electrical conductor layers, and a dielectric layer between adjacent patterned electrical conductor layers. The method also includes laminating and electrically joining through an intermetallic bond a liquid crystal polymer (LCP) substrate to the interconnect layer stack on a side thereof opposite the sacrificial substrate. The method further includes removing the sacrificial substrate to expose a lowermost patterned electrical conductor layer, and electrically coupling at least one first device to the lowermost patterned electrical conductor layer.Type: GrantFiled: January 14, 2011Date of Patent: October 21, 2014Assignee: Harris CorporationInventors: Michael Weatherspoon, David Nicol, Louis Joseph Rendek, Jr.
-
Patent number: 8866124Abstract: In a first aspect, a vertical semiconductor diode is provided that includes (1) a first semiconductor layer formed above a substrate; (2) a second semiconductor layer formed above the first semiconductor layer; (3) a first native oxide layer formed above the first semiconductor layer; and (4) a third semiconductor layer formed above the first semiconductor layer, second semiconductor layer and first native oxide layer so as to form the vertical semiconductor diode that includes the first native oxide layer. Numerous other aspects are provided.Type: GrantFiled: February 2, 2011Date of Patent: October 21, 2014Assignee: SanDisk 3D LLCInventors: Steven Maxwell, Abhijit Bandyopadhyay, Kun Hou, Er-Xuan Ping, Yung-Tin Chen, Li Xiao
-
Patent number: 8860000Abstract: A nonvolatile semiconductor memory device in accordance with an embodiment comprises a lower electrode layer, a variable resistance layer, and an upper electrode layer. The lower electrode layer is provided over a substrate. The variable resistance layer is provided on the lower electrode layer and is configured such that an electrical resistance of the variable resistance layer can be changed. The upper electrode layer is provided on the variable resistance layer. The variable resistance layer comprises a carbon nanostructure and metal atoms. The carbon nanostructure is stacked to have a plurality of gaps. The metal atoms are diffused into the gaps.Type: GrantFiled: February 2, 2011Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiko Yamamoto, Takuya Konno
-
Patent number: 8853044Abstract: A phase-change random access memory (PCRAM) device includes a semiconductor substrate; switching elements formed on the semiconductor substrate; a plurality of phase-change structures formed on the switching elements; and heat absorption layers buried between the plurality of phase-change structures, wherein the plurality of phase-change structures are insulated from the heat absorption layers.Type: GrantFiled: November 11, 2013Date of Patent: October 7, 2014Assignee: SK Hynix Inc.Inventor: Nam Kyun Park
-
Patent number: 8853713Abstract: Resistive memory having confined filament formation is described herein. One or more method embodiments include forming an opening in a stack having a silicon material and an oxide material on the silicon material, and forming an oxide material in the opening adjacent the silicon material, wherein the oxide material formed in the opening confines filament formation in the resistive memory cell to an area enclosed by the oxide material formed in the opening.Type: GrantFiled: May 7, 2012Date of Patent: October 7, 2014Assignee: Micron Technology, Inc.Inventors: Eugene P. Marsh, Jun Liu
-
Patent number: 8853663Abstract: A nonvolatile memory device is disclosed, in which a first electrode, a first material layer having a positive Peltier coefficient, an information storage layer, a second material layer having a negative Peltier coefficient, and a second electrode are laminated.Type: GrantFiled: October 4, 2011Date of Patent: October 7, 2014Assignee: Sony CorporationInventor: Jun Sumino
-
Publication number: 20140284533Abstract: According to one embodiment, a semiconductor memory device comprises a cell transistor includes a first gate electrode buried in a semiconductor substrate and a first diffusion layer and a second diffusion layer formed to sandwich the first gate electrode, a first lower electrode formed on the first diffusion layer, a magnetoresistive element formed on the first lower electrode to store data according to a change in a magnetization state and connected to a bit line located above, a second lower electrode formed on the second diffusion layer, and a first contact formed on the second lower electrode and connected to a source line located above. A contact area between the second lower electrode and the second diffusion layer is larger than a contact area between the first contact and the second lower electrode.Type: ApplicationFiled: August 9, 2013Publication date: September 25, 2014Inventors: Yoshiaki ASAO, Hideaki HARAKAWA
-
Publication number: 20140284534Abstract: According to one embodiment, a magnetoresistive element is disclosed. The magnetoresistive element includes a first magnetic layer having a variable magnetization direction. A first nonmagnetic layer is provided on the first magnetic layer. A second magnetic layer having a fixed magnetization direction is provided on the first nonmagnetic layer. The first magnetic layer, the first nonmagnetic layer and the second magnetic layer are preferredly oriented in a cubical crystal (111) plane.Type: ApplicationFiled: September 11, 2013Publication date: September 25, 2014Inventors: Toshihiko NAGASE, Tadashi KAI, Youngmin EEH, Koji UEDA, Daisuke WATANABE, Kazuya SAWADA, Hiroaki YODA
-
Patent number: 8829484Abstract: Some embodiments include methods of forming memory structures. An electrically insulative line is formed over a base. Electrode material is deposited over the line and patterned to form a pair of bottom electrodes along the sidewalls of the line. Programmable material is formed over the bottom electrodes, and a top electrode is formed over the programmable material. The bottom electrodes may each contain at least one segment which extends at angle of from greater than 0° to less than or equal to about 90° relative to a planar topography of the base. Some embodiments include memory structures having a bottom electrode extending upwardly from a conductive contact to a programmable material, with the bottom electrode having a thickness of less than or equal to about 10 nanometers. Some embodiments include memory arrays and methods of forming memory arrays.Type: GrantFiled: August 26, 2013Date of Patent: September 9, 2014Assignee: Micron Technology, Inc.Inventor: Scott E. Sills
-
Patent number: 8822972Abstract: A non-volatile memory element including a first electrode; a second electrode; and a variable resistance layer. The variable resistance layer including, when a first metal is M and a second metal is N: a third metal oxide layer NOz; a second metal oxide layer NOy; and a first metal oxide layer MOx such that the third, second and first metal oxide layers are stacked in this order; wherein when an oxygen content atomic percentage of an oxide of the first metal M in a stoichiometric state is A, an oxygen content atomic percentage of an oxide of the second metal N in a stoichiometric state is B, an oxygen content atomic percentage of MOx is C, an oxygen content atomic percentage of NOy is D, and an oxygen content atomic percentage of NOz is E, (D/B)<(C/A), (E/B)<(C/A) and y<z are satisfied.Type: GrantFiled: September 26, 2013Date of Patent: September 2, 2014Assignee: Panasonic CorporationInventors: Ryutaro Yasuhara, Takeki Ninomiya, Takeshi Takagi
-
Patent number: 8822966Abstract: A nonvolatile memory device has a memory cell including a resistance change layer, a first electrode, and a second electrode. The resistance change layer switches between high and low resistance states due to the transfer of metal ions from the first electrode in response to voltages applied between the electrodes. The first electrode is formed on a first side of the resistance change layer, and provides metal ions. The second electrode is formed on a second side of the resistance change layer. A memory cell region is formed between the first electrode and the second electrode with the resistance change layer. The memory device also includes a high permittivity layer with a higher dielectric constant than the resistance change layer.Type: GrantFiled: February 19, 2013Date of Patent: September 2, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kensuke Takahashi, Masanobu Baba, Yusuke Arayashiki
-
Patent number: 8816312Abstract: A semiconductor device according to the present invention includes: an unit element which includes a first switch and a second switch, wherein each of the first switch and the second switch includes an electrical resistance changing layer whose state of electrical resistance is changed according to a polarity of an applied voltage, and each of the first switch and the second switch has two electrodes, and wherein one electrode of the first switch and one electrode of the second switch are connected each other to form a common node, and the other electrode of the first switch forms a first node, and the other electrode of the second switch forms a second node; a first wiring which is connected with the first node and forms a signal transmission line; and a second wiring which is connected with the second node and is connected with the first wiring through the unit element.Type: GrantFiled: September 20, 2011Date of Patent: August 26, 2014Assignee: NEC CorporationInventors: Munehiro Tada, Makoto Miyamura, Hiromitsu Hada
-
Patent number: 8759807Abstract: Some embodiments include methods of forming memory cells. An opening is formed over a first conductive structure to expose an upper surface of the first conductive structure. The opening has a bottom level with a bottom width. The opening has a second level over the bottom level, with the second level having a second width which is greater than the bottom width. The bottom level of the opening is filled with a first portion of a multi-portion programmable material, and the second level is lined with the first portion. The lined second level is filled with a second portion of the multi-portion programmable material. A second conductive structure is formed over the second portion. Some embodiments include memory cells.Type: GrantFiled: March 22, 2012Date of Patent: June 24, 2014Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Scott E. Sills
-
Patent number: 8759808Abstract: A memory cell including a via made of a phase-change material arranged between a lower electrode and an upper electrode, wherein the via includes a first region adjacent to a second region itself adjacent to at least one third region, the first, second, and third regions each extending from the upper electrode to the lower electrode, the crystallization temperature of the second region ranging between that of the first region and that of the third region, and the melting temperatures of the first, second, and third regions being substantially identical.Type: GrantFiled: September 4, 2013Date of Patent: June 24, 2014Assignees: STMicroelectronics (Crolles 2) SAS, Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Jean-Francois Nodin, Veronique Sousa, Sandrine Lhostis
-
Publication number: 20140166958Abstract: An internal electrical field in a resistive memory element can be formed to reduce the forming voltage. The internal electric field can be formed by incorporating one or more charged layers within the switching dielectric layer of the resistive memory element. The charged layers can include adjacent charge layers to form dipole layers. The charged layers can be formed at or near the interface of the switching dielectric layer with an electrode layer. Further, the charged layer can be oriented with lower valence substitution side towards lower work function electrode, and higher valence substitution side towards higher work function electrode.Type: ApplicationFiled: December 18, 2012Publication date: June 19, 2014Applicant: INTERMOLECULAR, INC.Inventors: Sergey Barabash, Charlene Chen, Dipankar Pramanik
-
Publication number: 20140166956Abstract: A nonvolatile memory device contains a resistive switching memory element with improved device switching performance and lifetime by custom tailoring the average concentration of defects in the resistive switching film and methods of forming the same. The nonvolatile memory element includes a first electrode layer, a second electrode layer, and a resistive switching layer disposed between the first electrode layer and the second electrode layer. The resistive switching layer comprises a first sub-layer and a second sub-layer, wherein the first sub-layer has more defects than the first sub-layer. A method includes forming a first sub-layer on the first electrode layer by a first ALD process and forming a second sub-layer on the first sub-layer by a second ALD process, where the first sub-layer has a different amount of defects than the second sub-layer.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicants: INTERMOLECULAR INC., SANDISK 3D LLC, KABUSHIKI KAISHA TOSHIBAInventors: Randall J. Higuchi, Chien-Lan Hsueh, Yun Wang
-
Publication number: 20140166957Abstract: A hybrid circuit comprises a nitride-based transistor portion and a memristor portion. The transistor includes a source and a drain and a gate for controlling conductance of a channel region between the source and the drain. The memristor includes a first electrode and a second electrode separated by an active switching region. The source or drain of the transistor forms one of the electrodes of the memristor.Type: ApplicationFiled: December 18, 2012Publication date: June 19, 2014Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Jianhua Yang, Gilberto Medeiros Ribeiro, Byung-Joon Choi, Stanley Williams
-
Patent number: 8754391Abstract: Nonvolatile memory devices including a first interlayer insulating film and a second interlayer insulating film separated from each other and are stacked sequentially, a first electrode penetrating the first interlayer insulating film and the second interlayer insulating film, a resistance change film along a top surface of the first interlayer insulating film, side surfaces of the first electrode, and a bottom surface of the second interlayer insulating film, and a second electrode between the first interlayer insulating film and the second interlayer insulating film.Type: GrantFiled: February 6, 2012Date of Patent: June 17, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Jun Seong, Chan-Jin Park
-
Publication number: 20140158963Abstract: The present invention is a method of incorporating a non-volatile memory into a CMOS process that requires four or fewer masks and limited additional processing steps. The present invention is an epi-silicon or poly-silicon process sequence that is introduced into a standard CMOS process (i) after the MOS transistors' gate oxide is formed and the gate poly-silicon is deposited (thereby protecting the delicate surface areas of the MOS transistors) and (ii) before the salicided contacts to those MOS transistors are formed (thereby performing any newly introduced steps having an elevated temperature, such as any epi-silicon or poly-silicon deposition for the formation of diodes, prior to the formation of that salicide). A 4F2 memory array is achieved with a diode matrix wherein the diodes are formed in the vertical orientation.Type: ApplicationFiled: December 7, 2012Publication date: June 12, 2014Applicant: Contour Semiconductor, Inc.Inventors: Daniel R. Shepard, Mac D. Apodaca, Thomas Michael Trent, James Juen Hsu
-
Publication number: 20140151620Abstract: A method for fabricating a spintronic cell includes forming a cavity in a substrate, forming a wire in the cavity, depositing a spacer layer over exposed portions of the substrate and the conductive field line, depositing a layer of conductive material on a portion of the spacer layer, removing portions of the layer of conductive material to define a conductive strap portion, wherein the conductive strap portion has a first distal region a second distal region and a medial region arranged therebetween, wherein the medial region has a cross sectional area that is less than a cross sectional area of the first distal region and a cross sectional area of the second distal region, and forming an spintronic device stack on the conductive strap portion above the conductive field line.Type: ApplicationFiled: August 6, 2013Publication date: June 5, 2014Applicant: International Business Machines CorporationInventors: David W. Abraham, Philip L. Trouilloud, Daniel C. Worledge
-
Patent number: 8741772Abstract: A resistive memory device having an in-situ nitride initiation layer is disclosed. The nitride initiation layer is formed above the first electrode, and the metal oxide switching layer is formed above the nitride initiation layer to prevent oxidation of the first electrode. The nitride initiation layer may be a metal nitride layer that is formed by atomic layer deposition in the same chamber in which the metal oxide switching layer is formed. The nitride initiation layer and metal oxide switching layer may alternatively be formed in a chemical vapor deposition (CVD) chamber or a physical vapor deposition (PVD) chamber.Type: GrantFiled: February 16, 2012Date of Patent: June 3, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventor: Albert Lee
-
Patent number: 8735216Abstract: Some embodiments include methods for fabricating memory cell constructions. A memory cell may be formed to have a programmable material directly against a material having a different coefficient of expansion than the programmable material. A retaining shell may be formed adjacent the programmable material. The memory cell may be thermally processed to increase a temperature of the memory cell to at least about 300° C., causing thermally-induced stress within the memory cell. The retaining shell may provide a stress which substantially balances the thermally-induced stress. Some embodiments include memory cell constructions. The constructions may include programmable material directly against silicon nitride that has an internal stress of less than or equal to about 200 megapascals. The constructions may also include a retaining shell silicon nitride that has an internal stress of at least about 500 megapascals.Type: GrantFiled: February 9, 2013Date of Patent: May 27, 2014Assignee: Micron Technology, Inc.Inventors: Jun Liu, Jian Li
-
Publication number: 20140138600Abstract: A memory device comprises a semiconductor substrate having a plurality of parallel trenches therein, a memory region formed in the substrate including an array of memory cells having a plurality of vertical selection transistors with respective channels formed in trench sidewalls, a plurality of buried source electrodes in trench bottoms, a plurality of paired gate electrodes formed on paired trench sidewalls, a first and second stitch region disposed adjacent the memory region along a trench direction including a first and second row of gate contacts, respectively, and a row of source contacts disposed in the first or second stitch region with each of the source contacts coupled to a respective one of the source electrodes. One of each pair of the gate electrodes is coupled to a respective one of the first row of gate contacts and the other one of each pair of gate electrodes is coupled to a respective one of the second row of gate contacts.Type: ApplicationFiled: November 17, 2012Publication date: May 22, 2014Inventors: Kimihiro SATOH, Yiming Huai
-
Publication number: 20140133210Abstract: An element according to an embodiment can transit between at least two states including a low-resistance state and a high-resistance state. The element comprises a first electrode, a second electrode, a first layer and a second layer. The first electrode includes metal elements. The first layer is located between the first electrode and the second electrode while contacting with the first electrode. The second layer is located between the first layer and the second electrode. At the low-resistance state, a density of the metal elements in the first layer is higher than that of the metal elements in the second layer. The density of the metal elements in the first layer at the low-resistance state is higher than that of the metal elements in the first layer at the high-resistance state. A relative permittivity of the second layer is higher than a relative permittivity of the first layer.Type: ApplicationFiled: October 2, 2013Publication date: May 15, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Reika Ichihara, Daisuke Matsushita, Takayuki Ishikawa, Hiroki Tanaka
-
Patent number: 8723157Abstract: A non-volatile semiconductor storage device includes memory cells, each of which is arranged at an intersection between a first wiring and a second wiring intersecting each other. Each of the memory cells includes: a first electrode layer; a plurality of variable resistance layers laminated on the first electrode layer and functioning as variable resistance elements; a second electrode layer formed between the variable resistance layers; and a third electrode layer formed on the top one of the variable resistance layers. Each of the variable resistance layers is composed of a material containing carbon.Type: GrantFiled: September 18, 2013Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiko Yamamoto, Yasuyuki Baba, Takuya Konno
-
Patent number: 8723150Abstract: A semiconductor memory device according to an embodiment comprises a semiconductor layer, a variable resistance layer, a sidewall layer, and a buried layer. The semiconductor layer functions as a rectifying device. The variable resistance layer is provided above or below the semiconductor layer and reversibly changes its resistance. The sidewall layer is in contact with a sidewall of the semiconductor layer. The buried layer is embedded in the sidewall layer and is made of material different from that of the sidewall layer. These configurations may adjust the electrical characteristics of the rectifying device to any value.Type: GrantFiled: August 31, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Sonehara
-
Patent number: 8709834Abstract: A method of manufacturing a semiconductor device includes providing a wafer, forming a memory device which includes phase change material layer on the wafer, completing a wafer level process of manufacturing the semiconductor device, and performing a thermal treatment process on the wafer to densify the phase change material. To this end, the process temperature of the thermal treatment is higher than the crystallization temperature of the phase change material and lower than the melting point of the phase change material.Type: GrantFiled: March 5, 2012Date of Patent: April 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Hyun Hong, Jung-Hyuk Lee, Su-Jin Ahn, Dae-Won Ha
-
Patent number: 8710481Abstract: A non-volatile memory device includes a plurality of non-volatile memory cells. Each of the non-volatile memory cells includes a first electrode, a diode steering element, a storage element located in series with the diode steering element, a second electrode, and a nano-rail electrode having a width of 15 nm or less.Type: GrantFiled: January 23, 2012Date of Patent: April 29, 2014Assignee: SanDisk 3D LLCInventors: James K. Kai, Henry Chien, George Matamis, Vinod R. Purayath
-
Patent number: 8698277Abstract: According to one embodiment, a nonvolatile variable resistance device includes a first electrode, a second electrode, a first layer, and a second layer. The second electrode includes a metal element. The first layer is arranged between the first electrode and the second electrode and includes a semiconductor element. The second layer is inserted between the second electrode and the first layer and includes the semiconductor element. The percentage of the semiconductor element being unterminated is higher in the second layer than in the first layer.Type: GrantFiled: September 15, 2011Date of Patent: April 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamauchi, Shosuke Fujii, Reika Ichihara
-
Publication number: 20140097395Abstract: A polymer-based device comprising a substrate; a first electrode disposed on the substrate; an active polymer layer disposed on and in contact with the first electrode; and a second electrode disposed on and in contact with the active polymer layer, wherein the first and the second electrodes are organic electrodes comprising a doped electroconductive organic polymer, the active polymer layer comprises the electroconductive organic polymer of the first and the second electrodes, and the first and the second electrodes have conductivity at least three orders of magnitude higher than the conductivity of the active polymer layer.Type: ApplicationFiled: October 8, 2013Publication date: April 10, 2014Applicant: SAUDI BASIC INDUSTRIES CORPORATIONInventors: Mohd Adnan Khan, Unnat S. Bhansali, Mahmoud N. Almadhoun, Husam N. Alshareef
-
Patent number: 8692225Abstract: A resistive memory device capable of suppressing disturbance between cells and a fabrication method thereof are provided. The resistive memory device includes a word line formed, in a first direction, on a semiconductor substrate, lower access structures, each having a pillar shape, formed on the word line, a first insulating layer formed around an outer circumference of each of the lower access structures, a heat-absorption layer formed on a surface of each of the to heat-absorption layers, a variable resistive material formed on the lower access structures, and an upper electrode formed on each variable resistive material.Type: GrantFiled: August 31, 2012Date of Patent: April 8, 2014Assignee: SK Hynix Inc.Inventor: Nam Kyun Park
-
Patent number: 8686391Abstract: A method of manufacturing an electrode is provided that includes providing a pillar of a first phase change material atop a conductive structure of a dielectric layer; or the inverted structure; forming an insulating material atop dielectric layer and adjacent the pillar, wherein an upper surface of the first insulating material is coplanar with an upper surface of the pillar; recessing the upper surface of the pillar below the upper surface of the insulating material to provide a recessed cavity; and forming a second phase change material atop the recessed cavity and the upper surface of the insulating material, wherein the second phase change material has a greater phase resistivity than the first phase change material.Type: GrantFiled: September 12, 2012Date of Patent: April 1, 2014Assignee: International Business Machines CorporationInventors: Alejandro G. Schrott, Chung H. Lam, Eric A. Joseph, Matthew J. Breitwisch, Roger W. Cheek
-
Patent number: 8686394Abstract: Some embodiments include methods of forming semiconductor constructions. Carbon-containing material is formed over oxygen-sensitive material. The carbon-containing material and oxygen-sensitive material together form a structure having a sidewall that extends along both the carbon-containing material and the oxygen-sensitive material. First protective material is formed along the sidewall. The first protective material extends across an interface of the carbon-containing material and the oxygen-sensitive material, and does not extend to a top region of the carbon-containing material. Second protective material is formed across the top of the carbon-containing material, with the second protective material having a common composition to the first protective material. The second protective material is etched to expose an upper surface of the carbon-containing material. Some embodiments include semiconductor constructions, memory arrays and methods of forming memory arrays.Type: GrantFiled: July 18, 2012Date of Patent: April 1, 2014Assignee: Micron Technology, Inc.Inventors: Fabio Pellizzer, Cinzia Perrone
-
Patent number: 8684749Abstract: A light emitting device and method for making the same is disclosed. The light-emitting device includes an active layer sandwiched between a p-type semiconductor layer and an n-type semiconductor layer. The active layer emits light when holes from the p-type semiconductor layer combine with electrons from the n-type semiconductor layer therein. The active layer includes a number of sub-layers and has a plurality of pits in which the side surfaces of a plurality of the sub-layers are in contact with the p-type semiconductor material such that holes from the p-type semiconductor material are injected into those sub-layers through the exposed side surfaces without passing through another sub-layer. The pits can be formed by utilizing dislocations in the n-type semiconductor layer and etching the active layer using an etching atmosphere in the same chamber used to deposit the semiconductor layers without removing the partially fabricated device.Type: GrantFiled: August 5, 2013Date of Patent: April 1, 2014Assignee: Toshiba Techno Center Inc.Inventors: Steven Lester, Jeff Ramer, Jun Wu, Ling Zhang
-
Patent number: 8673692Abstract: Disclosed herein is a novel charging controlled RRAM (Resistance Random Access Memory), and various methods of making such a charging controlled RRAM device. In one example, a device disclosed herein includes a first word line structure formed above a substrate, wherein the first word line structure includes a gate electrode and a nano-crystal containing layer of insulating material, a second word line structure formed above the substrate, wherein the second word line structure comprises a gate electrode and a nano-crystal containing layer of insulating material, a first implant region formed in the substrate proximate the first word line structure, wherein the first implant region defines a first bit line, and a second implant region formed in the substrate proximate the second word line structure, wherein the second implant region defines a second bit line.Type: GrantFiled: January 19, 2012Date of Patent: March 18, 2014Assignees: GLOBALFOUNDRIES Singapore PTE Ltd., Nanyang Technological UniversityInventors: Shyue Seng Tan, Tu Pei Chen
-
Patent number: 8652923Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: March 14, 2013Date of Patent: February 18, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony P. Chiang, Imran Hashim
-
Patent number: 8642985Abstract: A memory cell includes a memory element, a current-limiting element electrically coupled to the memory element, and a high-selection-ratio element electrically coupled to the current-limiting element. The memory element is configured to store data as a resistance state. The current-limiting element is a voltage-controlled resistor (VCR) having a resistance that decreases when a voltage applied thereto increases. The high-selection-ratio element has a first resistance that is small when a voltage applied to the memory cell is approximately equal to a selection voltage of the memory cell, and has a second resistance that is substantially larger than the first resistance when the voltage applied to the memory cell is approximately equal to one-half of the selection voltage.Type: GrantFiled: June 30, 2011Date of Patent: February 4, 2014Assignee: Industrial Technology Research InstituteInventors: Frederick T. Chen, Heng-Yuan Lee, Yu-Sheng Chen
-
Publication number: 20140027697Abstract: A STTMRAM element includes a magnetization layer made of a first free layer and a second free layer, separated by a non-magnetic separation layer (NMSL), with the first and second free layers each having in-plane magnetizations that act on each other through anti-parallel coupling. The direction of the magnetization of the first and second free layers each is in-plane prior to the application of electrical current to the STTMRAM element and thereafter, the direction of magnetization of the second free layer becomes substantially titled out-of-plane and the direction of magnetization of the first free layer switches. Upon electrical current being discontinued to the STTMRAM element, the direction of magnetization of the second free layer remains in a direction that is substantially opposite to that of the first free layer.Type: ApplicationFiled: June 19, 2013Publication date: January 30, 2014Inventors: Yuchen Zhou, Yiming Huai, Jing Zhang, Rajiv Yadav Ranjan, Roger Klas Malmhall
-
Publication number: 20140021426Abstract: A magnetic device comprises a memory cell comprising a magnetic resistance device and lower and upper electrodes with the magnetic resistance device interposed therebetween to apply current to the magnetic resistance device. The magnetic resistance device includes: a buffer layer for controlling a crystalline axis for inducing perpendicular magnetic anisotropy (PMA) in the magnetic resistance device, the buffer layer being in contact with the lower electrode; a seed layer being in contact with the buffer layer and being oriented to a hexagonal close-packed lattice (HCP) (0001) crystal plane; and a perpendicularly magnetized pinned layer being in contact with the seed layer and having an L11 type ordered structure.Type: ApplicationFiled: June 25, 2013Publication date: January 23, 2014Inventors: Yun-jae LEE, Woo-jin KIM, Joon-myoung LEE
-
Publication number: 20140021427Abstract: According to one embodiment, a semiconductor device includes a substrate and an interconnect region on the substrate. The interconnect region includes a first interconnect having a first contact portion whose plane shape is a ring-like plane shape, a second interconnect disposed below the first interconnect, and a contact electrode passing through the ling-like portion of the first contact portion and electrically connecting the first interconnect and the second interconnect.Type: ApplicationFiled: September 27, 2013Publication date: January 23, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Yutaka ISHIBASHI
-
Publication number: 20140014888Abstract: A memory device includes an array of contacts and a patterned insulating layer over the array of contacts. The patterned insulating layer includes a trench. The trench includes a sidewall aligned over a plurality of contacts in the array. A plurality of bottom electrodes on a lower portion of the sidewall contacts respective top surfaces of the contacts in the plurality of contacts. A thermally confined spacer of memory material between the patterned insulating layer and an insulating fill material is formed on an upper portion of the sidewall in contact with the plurality of bottom electrodes.Type: ApplicationFiled: July 16, 2012Publication date: January 16, 2014Inventor: Hsiang-Lan Lung