Programmable Signal Paths (e.g., With Fuse Elements, Laser Programmable, Etc) Patents (Class 257/209)
-
Patent number: 10068983Abstract: An integrated circuit containing metal replacement gates may be formed by forming a nitrogen-rich titanium-based barrier between a high-k gate dielectric layer and a metal work function layer of a PMOS transistor. The nitrogen-rich titanium-based barrier is less than 1 nanometer thick and has an atomic ratio of titanium to nitrogen of less than 43:57. The nitrogen-rich titanium-based barrier may be formed by forming a titanium based layer over the gate dielectric layer and subsequently adding nitrogen to the titanium based layer. The metal work function layer is formed over the nitrogen-rich titanium-based barrier.Type: GrantFiled: July 28, 2016Date of Patent: September 4, 2018Assignee: TEXAS INSTRUMENTS INCORPORATIONInventors: Hiroaki Niimi, James Joseph Chambers
-
Patent number: 10056331Abstract: Programmable via devices and fabrication methods thereof are presented. The programmable via devices include, for instance, a first metal layer and a second metal layer electrically connected by a via link. The via link includes a semiconductor portion and a metal portion, where the via link facilitates programming of the programmable via device by applying a programming current through the via link to migrate materials between the semiconductor portion and the metal portion to facilitate a change of an electrical resistance of the via link. In one embodiment, the programming current facilitates formation of at least one gap region within the via link, the at least one gap region facilitating the change of the electrical resistance of the via link.Type: GrantFiled: October 4, 2017Date of Patent: August 21, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Ajey P. Jacob, Suraj K. Patil, Min-hwa Chi
-
Patent number: 10026714Abstract: Aspects of the invention relate to an integrated circuit device and method of production thereof. The integrated circuit device comprises at least one application semiconductor die comprising at least one functional component arranged to provide application functionality, at least one functional safety semiconductor die comprising at least one component arranged to provide at least one functional safety undertaking for the at least one application semiconductor die, and at least one System in Package, SiP, connection component operably coupling the at least one functional safety semiconductor die to the at least one application semiconductor die to enable the at least one functional safety semiconductor die to provide the at least one functional safety undertaking for the at least one application semiconductor die.Type: GrantFiled: February 14, 2014Date of Patent: July 17, 2018Assignee: NXP USA, Inc.Inventors: Robert Moran, Derek Beattie
-
Patent number: 10020365Abstract: In accordance with an example embodiment of the present invention, a device comprising one or more porous graphene layers, the or each graphene porous layer comprising a multiplicity of pores. The device may form at least part of a flexible and/or stretchable, and or transparent electronic device.Type: GrantFiled: April 15, 2015Date of Patent: July 10, 2018Assignee: Nokia Technologies OyInventors: Asta Maria Karkkainen, Samiul Md Haque, Alan Colli, Pirjo Marjaana Pasanen, Leo Mikko Karkkainen, Mikko Aleksi Uusitalo, Reijo Kalervo Lehtiniemi
-
Patent number: 10020256Abstract: A structure including a dual damascene feature in a dielectric layer, the dual damascene feature including a first via, a second via, and a trench, the first via, the second via being filled with a conductive material, a fuse line at the bottom of the trench on top of the first via and the second via, the fuse line including the conductive material; an insulating layer on top of the fuse line and along a sidewall of the trench, and a fill material on top of the insulating layer and substantially filling the trench.Type: GrantFiled: January 19, 2015Date of Patent: July 10, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Chad M. Burke, Baozhen Li, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 10008541Abstract: A method of forming an array of memory cells includes forming lines of covering material that are elevationally over and along lines of spaced sense line contacts. Longitudinal orientation of the lines of covering material is used in forming lines comprising programmable material and outer electrode material that are between and along the lines of covering material. The covering material is removed over the spaced sense line contacts and the spaced sense line contacts are exposed. Access lines are formed. Sense lines are formed that are electrically coupled to the spaced sense line contacts. The sense lines are angled relative to the lines of spaced sense line contacts and relative to the access lines. Other embodiments, including structure independent of method, are disclosed.Type: GrantFiled: January 12, 2016Date of Patent: June 26, 2018Assignee: Micron Technology, Inc.Inventors: Scott E. Sills, Durai Vishak Nirmal Ramaswamy
-
Patent number: 9941303Abstract: The present application provides an array substrate, a display panel and a display device. The array substrate includes: a substrate; gate lines and data lines located on the substrate, intersecting and insulated from each other, which define a plurality of sub-pixel areas; the sub-pixel areas each comprises: a thin-film transistor; a pixel electrode, a barrier metal electrode. An orthographic projection of the drain electrode on the substrate is located between orthographic projections of two adjacent data lines on the substrate, an orthographic projection of the barrier metal electrode on the substrate is located between the orthographic projection of the drain electrode on the substrate and the orthographic projection of at least one of the two adjacent data lines on the substrate.Type: GrantFiled: June 28, 2017Date of Patent: April 10, 2018Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventor: Hongbo Zhou
-
Patent number: 9899351Abstract: A semiconductor package includes a package substrate. A first semiconductor chip is mounted on the package substrate. The first semiconductor chip includes a first chip region and first chip pads formed on a top surface of the first chip region. A second semiconductor chip is mounted on the package substrate. The second semiconductor chip includes a second chip region and second chip pads formed on a top surface of the second chip region. A boundary region having a groove divides the first chip region and the second chip region. The first chip region, the second chip region and the boundary region share a semiconductor substrate of a one-body type.Type: GrantFiled: August 23, 2016Date of Patent: February 20, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Museob Shin
-
Patent number: 9859891Abstract: A MOS device may include a first logic component with a first input located on a second track and a first output located on the third track. The MOS device may include a second logic component with a second input located on the fourth track and a second output located on a fifth track. For example, the MOS device includes a first interconnect on a Mx layer that is coupled to the first input on the second track. In another example, the MOS device includes a second interconnect on the Mx layer that is coupled to the first output on the third track. The MOS device includes a third interconnect on a My layer that is coupled to the second input on the fourth track. Still further, the MOS device includes a fourth interconnect on the My layer that is coupled to the second output on the fifth track.Type: GrantFiled: June 24, 2016Date of Patent: January 2, 2018Assignee: QUALCOMM IncorporatedInventors: Dorav Kumar, Venkatasubramanian Narayanan, Bala Krishna Thalla, Seid Hadi Rasouli, Radhika Vinayak Guttal, Sivakumar Paturi
-
Patent number: 9831175Abstract: Methods, apparatus, and systems for fabricating and using a semiconductor device comprising a first conductive element; a second conductive element; and an e-fuse comprising a first region comprising a conductive oxide of a first metal; and a second region comprising a second metal, wherein an oxide of the second metal is resistive; wherein the e-fuse is electrically connected to both the first conductive element and the second conductive element.Type: GrantFiled: April 17, 2017Date of Patent: November 28, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Suraj Kumar Patil, Min-Hwa Chi
-
Patent number: 9811585Abstract: The invention relates to forming a prediction using an experience matrix, a matrix based on sparse vectors such as random index vectors. At least a part of a first experience matrix and at least a part of at least a second experience matrix are caused to be combined (1410) to obtain a combined experience matrix. The experience matrices comprise sparse vectors or essentially similar vectors in nature, and said experience matrices comprise information of at least one system, for example contexts of a system. At least a part of at least one sparse vector of the combined experience matrix is accessed to form a prediction output (1420), and a system is controlled (1430) in response to said prediction output.Type: GrantFiled: February 22, 2012Date of Patent: November 7, 2017Assignee: Nokia Technologies OyInventors: Minna Hellstrom, Mikko Lonnfors, Eki Monni, Istvan Beszteri, Mikko Terho, Leo Karkkainen
-
Patent number: 9767915Abstract: Junction diodes fabricated in standard CMOS logic processes can be used as program selectors with at least one heat sink or heater to assist programming for One-Time Programmable (OTP) devices, such as electrical fuse, contact/via fuse, contact/via anti-fuse, or gate-oxide breakdown anti-fuse, etc. The heat sink can be at least one thin oxide area, extended OTP element area, or other conductors coupled to the OTP element to assist programming. A heater can be at least one high resistance area such as an unsilicided polysilicon, unsilicided active region, contact, via, or combined in serial, or interconnect to generate heat to assist programming. The OTP device has at least one OTP element coupled to at least one diode in a memory cell. The diode can be constructed by P+ and N+ active regions in a CMOS N well, or on an isolated active region as the P and N terminals of the diode.Type: GrantFiled: October 19, 2016Date of Patent: September 19, 2017Assignee: Attopsemi Technology Co., LTDInventor: Shine C. Chung
-
Patent number: 9754876Abstract: A semiconductor device including: a fuse element; and a fuse window that is formed above a region including the fuse element, that includes a pair of first sidewalls extending in a first direction running along a direction that current flows in the fuse element and a pair of second sidewalls extending in a second direction intersecting the first direction, and that is formed with a projection projecting out from a sidewall side toward the inside at an inner wall of at least one out of the first sidewalls or the second sidewalls, the projection having a sidewall side width that is narrower than a projecting side width.Type: GrantFiled: October 18, 2016Date of Patent: September 5, 2017Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Kenichirou Kusano
-
Patent number: 9754875Abstract: On-chip, doped semiconductor fuse regions compatible with FinFET CMOS fabrication are formed from the channel regions of selected fins. One or more fin dimensions are optionally reduced in selected channel regions of the fins following dummy gate removal, such as height and/or width. The channel regions from which the fuse regions are formed are doped to provide electrical conductivity, amorphized using ion implantation, and then annealed to form substantially polycrystalline fuse regions. Source/drain regions function as terminals for the fuse regions.Type: GrantFiled: July 20, 2016Date of Patent: September 5, 2017Assignee: International Business Machines CorporationInventors: Keith E. Fogel, Pouya Hashemi, Shogo Mochizuki, Alexander Reznicek
-
Patent number: 9748201Abstract: A semiconductor package may include a first semiconductor chip, second semiconductor chips disposed to respectively overlap with portions of the first semiconductor chip, a interposer disposed to overlap with a portion of the first semiconductor chip, and a package substrate disposed on backside surfaces of the second semiconductor chips opposite to the first semiconductor chip. The interposer may be disposed between the first semiconductor chip and the package substrate. First conductive coupling members connect the first semiconductor chip to the second semiconductor chips. Second conductive coupling members connect the first semiconductor chip to the interposer. Third conductive coupling members connect the interposer to the package substrate.Type: GrantFiled: July 23, 2015Date of Patent: August 29, 2017Assignee: SK hynix Inc.Inventor: Jong Hoon Kim
-
Patent number: 9735354Abstract: A resistive random access memory array may be formed on the same substrate with a fuse array. The random access memory and the fuse array may use the same active material. For example, both the fuse array and the memory array may use a chalcogenide material as the active switching material. The main array may use a pattern of perpendicular sets of trench isolations and the fuse array may only use one set of parallel trench isolations. As a result, the fuse array may have a conductive line extending continuously between adjacent trench isolations. In some embodiments, this continuous line may reduce the resistance of the conductive path through the fuses.Type: GrantFiled: May 12, 2016Date of Patent: August 15, 2017Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Agostino Pirovano, Umberto Maria Meotto, Giorgio Servalli
-
Patent number: 9728542Abstract: A method for integrating vertical transistors and electric fuses includes forming fins through a dielectric layer and a dummy gate stack on a substrate; thinning top portions of the fins by an etch process; epitaxially growing top source/drain regions on thinned portions of the fins in a transistor region and top cathode/anode regions on the thinned portions of the fins in a fuse region; and removing the dummy gate layer and exposing sidewalls of the fins. The fuse region is blocked to form a gate structure in the transistor region. The transistor region is blocked and the fuse region is exposed to conformally deposit a metal on exposed sidewalls of the fins. The metal is annealed to form silicided fins. Portions of the substrate are separated to form bottom source/drain regions for vertical transistors in the transistor region and bottom cathode/anode regions for fuses in the fuse region.Type: GrantFiled: May 25, 2016Date of Patent: August 8, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karthik Balakrishnan, Michael A. Guillorn, Pouya Hashemi, Alexander Reznicek
-
Patent number: 9698098Abstract: A method for manufacturing a semiconductor device includes forming a fin extending between first and second pads on a substrate, removing a central portion of the fin to create an opening between a first part of the fin extending from the first pad and a second part of the fin extending from the second pad, growing first and second epitaxial layers in the opening on a side of respective first and second parts of the fin, stopping the growth of the first and second epitaxial layers prior to merging, forming a silicide layer on the first and second pads, first and second parts of the fin and first and second epitaxial layers, wherein there is a gap between portions of the silicide layer on the first and second epitaxial layers in the opening, and depositing a dielectric layer on the silicide layer, filling in the gap.Type: GrantFiled: August 30, 2016Date of Patent: July 4, 2017Assignee: International Business Machines CorporationInventors: Hong He, Juntao Li, Junli Wang, Chih-Chao Yang
-
Patent number: 9679845Abstract: Interconnect fuse structures including a fuse with a necked line segment, as well as methods of fabricating such structures. A current driven by an applied fuse programming voltage may open necked fuse segments to affect operation of an IC. In embodiments, the fuse structure includes a pair of neighboring interconnect lines equidistant from a center interconnect line. In further embodiments, the center interconnect line, and at least one of the neighboring interconnect lines, include line segments of lateral widths that differ by a same, and complementary amount. In further embodiments, the center interconnect line is interconnected at opposite ends of a necked line segment. In further embodiments, the necked line segment is fabricated with pitch-reducing spacer-based patterning process.Type: GrantFiled: May 8, 2014Date of Patent: June 13, 2017Assignee: Intel CorporationInventors: Zhanping Chen, Andrew W. Yeoh, Seongtae Jeong, Uddalak Bhattacharya, Charles H. Wallace
-
Patent number: 9672263Abstract: Exemplary practice of the present invention provides an electronic system for integrating information from various network sources. The inventive system includes a server computer and at least one client computer (e.g., tablet). According to the software logic resident in the server computer, information is transmitted from various online resources (e.g., web-accessible collections of data) to an enterprise service bus (ESB), and the ESB collates some or all of the information received and stores the collated information in a network database. According to the software logic resident in each client computer, the collated information stored in the network database is downloaded onto an online webpage, parsed, stored in a local database, synched, and downloaded onto an offline webpage. A client can direct the server to collate a particular segment of information, thus affording the client offline access to pertinent, well-organized information on a portable, wireless platform such as a tablet.Type: GrantFiled: June 23, 2014Date of Patent: June 6, 2017Assignee: The United States of America as represented by the Secretary of the NavyInventor: Michael A. diPilla
-
Patent number: 9659862Abstract: Methods, apparatus, and systems for fabricating and using a semiconductor device comprising a first conductive element; a second conductive element; and an e-fuse comprising a first region comprising a conductive oxide of a first metal; and a second region comprising a second metal, wherein an oxide of the second metal is resistive; wherein the e-fuse is electrically connected to both the first conductive element and the second conductive element.Type: GrantFiled: November 9, 2015Date of Patent: May 23, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Suraj Kumar Patil, Min-Hwa Chi
-
Patent number: 9653469Abstract: A non-volatile memory device is provided. The non-volatile memory device includes a substrate area, two storage units, a spacer structure and two control units. The storage units include two anti-fuse gates each having a gate dielectric layer between the anti-fuse gate and the substrate area and two diffusion areas. The spacer structure is formed on the substrate area and between the two anti-fuse gates and contacts thereto. Each of the diffusion areas is a first doping area doped with a first type dopant contacting one of the two anti-fuse gates. Each of the control units includes a select gate formed on the substrate area and a second doping area. A first side of the select gate contacts one of the diffusion areas of the storage unit. The second doping area is doped with the first type dopant and contacts a second side of the select gate.Type: GrantFiled: September 3, 2014Date of Patent: May 16, 2017Assignee: Copee Technology CompanyInventors: Chrong-Jung Lin, Ya-Chin King
-
Patent number: 9647092Abstract: An e-Fuse structure is provided on a surface of an insulator layer of a semiconductor-on-insulator substrate (SOI). The e-Fuse structure includes a first metal semiconductor alloy structure of a first thickness, a second metal semiconductor alloy structure of the first thickness, and a metal semiconductor alloy fuse link is located laterally between and connected to the first and second metal semiconductor alloy structures. The metal semiconductor alloy fuse link has a second thickness that is less than the first thickness.Type: GrantFiled: December 30, 2015Date of Patent: May 9, 2017Assignee: International Business Machines CorporationInventors: Hong He, Juntao Li, Chih-Chao Yang, Yunpeng Yin
-
Patent number: 9637834Abstract: A method for fabricating an electrically programmable fuse structure is provided. The method includes providing a substrate. The method also includes forming an anode and a cathode on the substrate. Further, the method includes forming a fuse between the anode and the cathode and having an anode-connecting-end connecting with the anode and a cathode-connecting-end connecting with the cathode over the substrate. Further, the method also includes forming a compressive stress region in the cathode-connecting-end, wherein the anode-connecting-end has a tensile stress region.Type: GrantFiled: December 10, 2015Date of Patent: May 2, 2017Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Zhenghao Gan
-
Patent number: 9627529Abstract: In one embodiment, an integrated circuit includes an array of active structures, an array of dummy structures and multiple well-tap structures. The array of dummy structures surrounds the array of active structures. The well-tap structures may be interposed between the array of active structures and the array of dummy structures. In one embodiment, each of the well-tap structures may include a well, a diffusion region and a gate-like structure. The well may be formed in a substrate and is of a first doping type. The diffusion region may be formed in the well and is also of the first doping type. The gate-like structure may be formed above the substrate and adjacent to the diffusion region.Type: GrantFiled: May 21, 2015Date of Patent: April 18, 2017Assignee: Altera CorporationInventors: Yue Teng Tang, Albert Victor Kordesch
-
Patent number: 9620449Abstract: A portion-to-be-melted of a fuse is surrounded by plates, so that heat to be generated in a meltdown portion of the fuse under current supply can be confined or accumulated in the vicinity of the meltdown portion of the fuse. This makes it possible to facilitate meltdown of the fuse. The meltdown portion of the fuse in a folded form, rather than in a single here a fuse composed of a straight-line form, is more successful in readily concentrating the heat generated in the fuse under current supply into the meltdown portion, and in further facilitating the meltdown of the fuse.Type: GrantFiled: October 8, 2015Date of Patent: April 11, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Takehiro Ueda
-
Patent number: 9613899Abstract: On-chip, doped semiconductor fuses are formed in FinFET structures using epitaxial growth processes. Recesses are formed in selected portions of the fins following dummy gate removal. Semiconductor regions are grown within the recesses on exposed, opposing surfaces of the fins, merging to form an integral structure. Further epitaxial growth on the merged structure completes the semiconductor fuse. The semiconductor fuses are encapsulated by non-functional gate structures or by a dielectric fill.Type: GrantFiled: November 2, 2015Date of Patent: April 4, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Praneet Adusumilli, Alexander Reznicek, Oscar Van Der Straten, Chih-Chao Yang
-
Patent number: 9573371Abstract: Provided is a head including a channel formation substrate that is provided with a pressure generating chamber which communicates with a nozzle for ejecting a liquid, a piezo element, a driving circuit board that is bonded to the one surface side of the channel formation substrate, and a driving circuit for driving the piezo element. The piezo element and the driving circuit are electrically connected to each other via a bump which is provided on any one of the channel formation substrate and the driving circuit board. A holding portion that holds the piezo element is provided between the driving circuit board and the channel formation substrate. The holding portion is opened to an atmosphere through an atmosphere open passage which is provided to penetrate the driving circuit board in a direction in which the driving circuit board and the channel formation substrate are stacked.Type: GrantFiled: February 3, 2016Date of Patent: February 21, 2017Assignee: Seiko Epson CorporationInventors: Toshiaki Hamaguchi, Eiju Hirai, Yoichi Naganuma, Motoki Takabe
-
Patent number: 9559054Abstract: The present invention discloses a repairing line structure for repairing a breakage at a crossing point of electric wires extending along different directions on a thin film transistor panel. The repairing line structure includes a repair line extending from a same side of the electric wire where the breakage is defined and connecting opposite ends of the breakage and an amorphous silicon protection pattern. The repairing line traverses the other electric wire crossing with the electric wire where the breakage is defined. The amorphous silicon protection pattern is located between the repairing line and the electric wire traversed by the repairing line.Type: GrantFiled: June 30, 2013Date of Patent: January 31, 2017Assignee: SHENZEHN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTDInventor: Liang Xu
-
Patent number: 9520357Abstract: A method for manufacturing a semiconductor device includes forming a fin extending between first and second pads on a substrate, removing a central portion of the fin to create an opening between a first part of the fin extending from the first pad and a second part of the fin extending from the second pad, growing first and second epitaxial layers in the opening on a side of respective first and second parts of the fin, stopping the growth of the first and second epitaxial layers prior to merging, forming a silicide layer on the first and second pads, first and second parts of the fin and first and second epitaxial layers, wherein there is a gap between portions of the silicide layer on the first and second epitaxial layers in the opening, and depositing a dielectric layer on the silicide layer, filling in the gap.Type: GrantFiled: December 30, 2015Date of Patent: December 13, 2016Assignee: International Business Machines CorporationInventors: Hong He, Juntao Li, Junli Wang, Chih-Chao Yang
-
Patent number: 9472282Abstract: A resistive memory device includes a memory cell array that has a plurality of resistive memory cells that are arranged respectively on regions where a plurality of first signal lines and a plurality of second signal lines cross each other. A write circuit is connected to a selected first signal line that is connected to a selected memory cell from among the plurality of memory cells, and provides pulses to the selected memory cell. A voltage detector detects a node voltage at a connection node between the selected first signal line and the write circuit. A voltage generation circuit generates a first inhibit voltage and a second inhibit voltage that are applied respectively to unselected first and second signal lines connected to unselected memory cells from among the plurality of memory cells, and changes a voltage level of the second inhibit voltage based on the node voltage that is detected.Type: GrantFiled: December 28, 2015Date of Patent: October 18, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Kyu Lee, Yeong-Taek Lee, Dae-Seok Byeon, Chi-Weon Yoon
-
Patent number: 9466643Abstract: One example includes a superconducting circuit. The circuit includes a plurality of layers comprising a first conductor layer and a second conductor layer overlying the first conductor layer, each of the first and second conductor layers comprising at least one signal element. The circuit also includes a ground grid that is conductively coupled to ground and comprises a first plurality of parallel ground lines that occupy the first conductor layer and extend in a first direction and a second plurality of parallel ground lines that occupy the second conductor layer and extend in a second direction that is orthogonal with respect to the first direction.Type: GrantFiled: September 10, 2014Date of Patent: October 11, 2016Assignee: Northrop Grumman Systems CorporationInventors: Quentin P. Herr, Anna Y. Herr, Steven Brian Shauck, Eileen Jiwon Min
-
Patent number: 9465759Abstract: Systems and methods for a universal Serializer-Deserializer (SerDes) architecture are described. In various implementations, a transceiver may include: a first plurality of data flip-flops coupled to a data lookup circuit of a SerDes interface; a second plurality of data flip-flops coupled to the data lookup circuit; a plurality of latches, each latch of the plurality of latches coupled to a corresponding data flip-flop of the second plurality of data flip-flops; and a plurality of multiplexers coupled to the plurality of latches, to the first plurality of data flip-flops, and to a transmitter circuit.Type: GrantFiled: July 17, 2014Date of Patent: October 11, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Somasunder Kattepura Sreenath, Gururaj Kulkarni, Chandan Muddamsetty, Pradeep Kumar Ubbala
-
Patent number: 9449952Abstract: Multiple integrated circuits (ICs) die, from different wafers, can be picked-and-placed, front-side planarized using a vacuum applied to a planarizing disk, and attached to each other or a substrate. The streets between the IC die can be filled, and certain techniques or fixtures allow application of monolithic semiconductor wafer processing for interconnecting different die. High density I/O connections between different IC die can be obtained using structures and techniques for aligning vias to I/O structures, and programmably routing IC I/O lines to appropriate vias. Existing IC die can be retrofitted for such interconnection to other IC die, such as by using similar techniques or tools.Type: GrantFiled: February 16, 2015Date of Patent: September 20, 2016Assignee: CrossFire Technologies, Inc.Inventors: Kevin Atkinson, Clifford H. Boler
-
Patent number: 9444057Abstract: The present invention relates to an organic light emitting device and a method for preparing the same, and the organic light emitting device according to the present invention comprises: a substrate; a first electrode provided on the substrate; an organic material layer provided on the first electrode; a second electrode pattern provided on the organic material layer and comprising two or more metal layers spaced apart from each other; and a fuse layer provided in an entire region of an upper surface of the second electrode pattern and gaps between the metal layers spaced apart from each other.Type: GrantFiled: May 31, 2013Date of Patent: September 13, 2016Assignee: LG DISPLAY CO., LTD.Inventors: Jung Hyoung Lee, Minsoo Kang, Ducksu Oh
-
Patent number: 9431127Abstract: Junction diodes fabricated in standard CMOS logic processes can be used as program selectors for One-Time Programmable (OTP) devices. An OTP device can have at least one OTP element coupled to at least one diode in a memory cell. With a metal fuse is used by the OTP element, at least one contact and/or a plurality of vias can be built (possibly with use of one or more jumpers) in the program path to generate more Joule heat to assist with programming. The jumpers are conductive and can be formed of metal, metal gate, local interconnect, polymetal, etc. The metal fuse can also have an extended area that is longer than required by design rules for enhanced programmability. The OTP element can be polysilicon, silicided polysilicon, silicide, polymetal, metal, metal alloy, local interconnect, thermally isolated active region, CMOS gate, or combination thereof.Type: GrantFiled: August 19, 2013Date of Patent: August 30, 2016Inventor: Shine C. Chung
-
Patent number: 9421087Abstract: High resolution active matrix nanowire circuits enable a flexible platform for artificial electronic skin having pressure sensing capability. Comb-like interdigitated nanostructures extending vertically from a pair of opposing, flexible assemblies facilitate pressure sensing via changes in resistance caused by varying the extent of contact among the interdigitated nanostructures. Electrically isolated arrays of vertically extending, electrically conductive nanowires or nanofins are formed from a doped, electrically conductive layer, each of the arrays being electrically connected to a transistor in an array of transistors. The nanowires or nanofins are interdigitated with further electrically conductive nanowires or nanofins mounted to a flexible handle.Type: GrantFiled: April 27, 2015Date of Patent: August 23, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bahman Hekmatshoartabari, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 9411696Abstract: A semiconductor memory device includes a memory cell array having a first group of main blocks, a second group of main blocks and redundancy blocks replacing the first group of main blocks or the second group of main blocks, a repair logic suitable for enabling a replacement signal when one or more of the second group of main blocks are defective, a control logic suitable for generating an address for the second group of main blocks in response to a dedicated command for access to one or more of the second group of main blocks, and an address decoder suitable for selecting one or more of the redundancy blocks based on the address for the second group of main blocks when the replacement signal is enabled.Type: GrantFiled: May 20, 2014Date of Patent: August 9, 2016Assignee: SK Hynix Inc.Inventors: Sang Kyu Lee, Chang Geun Kim
-
Patent number: 9401714Abstract: To obtain a PLD that achieves high-speed configuration capable of dynamic configuration, consumes less power, and has a short startup time and a PLD that has a smaller number of transistors or a smaller circuit area than a PLD using an SRAM as a configuration memory, a plurality of logic elements arranged in an array and a switch for selecting electrical connection between the logic elements are provided. The switch includes a first transistor including a multilayer film including an oxide layer and an oxide semiconductor layer, a node that becomes floating when the first transistor is turned off, and a second transistor in which electrical continuity between a source and a drain is determined based on configuration data held at the node.Type: GrantFiled: October 11, 2013Date of Patent: July 26, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yoshiyuki Kurokawa
-
Patent number: 9356237Abstract: A resistive random access memory array may be formed on the same substrate with a fuse array. The random access memory and the fuse array may use the same active material. For example, both the fuse array and the memory array may use a chalcogenide material as the active switching material. The main array may use a pattern of perpendicular sets of trench isolations and the fuse array may only use one set of parallel trench isolations. As a result, the fuse array may have a conductive line extending continuously between adjacent trench isolations. In some embodiments, this continuous line may reduce the resistance of the conductive path through the fuses.Type: GrantFiled: June 12, 2015Date of Patent: May 31, 2016Assignee: Micron Technology, Inc.Inventors: Andrea Redaelli, Agostino Pirovano, Umberto Maria Meotto, Giorgio Servalli
-
Patent number: 9350339Abstract: Circuits for die-to-die clock distribution are provided. A system includes a transmit clock tree on a first die and a receive clock tree on a second die. The transmit clock tree and the receive clock tree are the same, or very nearly the same, so that the insertion delay for a given bit on the transmit clock tree is the same as an insertion delay for a bit corresponding to the given bit on the receive clock tree. While there may be clock skew from bit-to-bit within the same clock tree, corresponding bits on the different die experience the same clock insertion delays.Type: GrantFiled: July 18, 2014Date of Patent: May 24, 2016Assignee: QUALCOMM IncorporatedInventors: Thomas Clark Bryan, Alvin Leng Sun Loke, Stephen Knol, Gregory Francis Lynch, Tin Tin Wee, LuVerne Ray Peterson, Yue Li
-
Patent number: 9343362Abstract: Microelectronic devices with through-silicon vias and associated methods of manufacturing such devices. One embodiment of a method for forming tungsten through-silicon vias comprising forming an opening having a sidewall such that the opening extends through at least a portion of a substrate on which microelectronic structures have been formed. The method can further include lining the sidewall with a dielectric material, depositing tungsten on the dielectric material such that a cavity extends through at least a portion of the tungsten, and filling the cavity with a polysilicon material.Type: GrantFiled: December 31, 2013Date of Patent: May 17, 2016Assignee: Micron Technology, Inc.Inventors: Kyle K. Kirby, Kunal R. Parekh, Philip J. Ireland, Sarah A. Niroumand
-
Patent number: 9324665Abstract: Embodiments of the present disclosure describe techniques and configurations for overcurrent fuses in integrated circuit (IC) devices. In one embodiment, a device layer of a die may include a first line structure with a recessed portion between opposite end portions and two second line structures positioned on opposite sides of the first line structure. An isolation material may be disposed in the gaps between the line structures and in a first recess defined by the recessed portion. The isolation material may have a recessed portion that defines a second recess in the first recess, and a fuse structure may be disposed in the second recess. Other embodiments may be described and/or claimed.Type: GrantFiled: December 27, 2013Date of Patent: April 26, 2016Assignee: Intel CorporationInventors: Chen-Guan Lee, Walid M. Hafez, Chia-Hong Jan
-
Patent number: 9263385Abstract: Semiconductor fuses with epitaxial fuse link regions and fabrication methods thereof are presented. The methods include: fabricating a semiconductor fuse including an anode region and a cathode region electrically linked by a fuse link region, and the fabricating including: forming, epitaxially, the fuse link region between the anode region and the cathode region, wherein the fuse link region facilitates the semiconductor fuse open circuiting from applying a programming current between the anode region and the cathode region thereof. The semiconductor fuses include: an anode region and a cathode region electrically linked by a fuse link region, wherein the fuse link region includes an epitaxial structure and facilitates the semiconductor fuse open circuiting from applying a programming current between the anode region and the cathode region, wherein the epitaxial structure is in at least partial crystallographic alignment with the anode region and the cathode region of the semiconductor fuse.Type: GrantFiled: January 5, 2015Date of Patent: February 16, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Jagar Singh, Anurag Mittal
-
Patent number: 9230813Abstract: A one time programmable nonvolatile memory formed from metal-insulator-semiconductor cells. The cells are at the crosspoints of conductive gate lines and intersecting doped semiconductor lines formed in a semiconductor substrate.Type: GrantFiled: April 10, 2014Date of Patent: January 5, 2016Assignee: Kilopass Technology, Inc.Inventor: Harry Shengwen Luan
-
Patent number: 9177912Abstract: A portion-to-be-melted of a fuse is surrounded by plates, so that heat to be generated in a meltdown portion of the fuse under current supply can be confined or accumulated in the vicinity of the meltdown portion of the fuse. This makes it possible to facilitate meltdown of the fuse. The meltdown portion of the fuse in a folded form, rather than in a single here a fuse composed of a straight-line form, is more successful in readily concentrating the heat generated in the fuse under current supply into the meltdown portion, and in further facilitating the meltdown of the fuse.Type: GrantFiled: November 21, 2013Date of Patent: November 3, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Takehiro Ueda
-
Patent number: 9165931Abstract: An integrated circuit (IC) includes a substrate that is common to the IC and variants of the IC. The IC also includes a first set of interconnect layers fabricated above the substrate. The first set of interconnect layers is used to couple programmable interconnect of the IC to a first circuit in the substrate. The IC further includes a second set of interconnect layers fabricated above the substrate. The second set of interconnect layers is used to differentiate features of the IC from variants of the IC by selectively coupling the programmable interconnect to a second circuit in the substrate.Type: GrantFiled: February 21, 2014Date of Patent: October 20, 2015Assignee: Altera CorporationInventors: Herman Schmit, David Lewis, Michael D. Hutton, Dana How, Andy L. Lee
-
Patent number: 9123572Abstract: An anti-fuse memory cell having a variable thickness gate oxide. The variable thickness gate oxide is formed by depositing a first oxide over a channel region of the anti-fuse memory cell, removing the first oxide in a thin oxide area of the channel region, and then thermally growing a second oxide in the thin oxide area. The remaining first oxide defines a thick oxide area of the channel region. The second oxide growth occurs under the remaining first oxide, but at a rate less than thermal oxide growth in the thin oxide area. This results in a combined thickness of the first oxide and the second oxide in the thick oxide area being greater than second oxide in the thin oxide area.Type: GrantFiled: April 3, 2014Date of Patent: September 1, 2015Assignee: Sidense CorporationInventor: Wlodek Kurjanowicz
-
Patent number: 9105344Abstract: Described herein are technologies related to self-disabling feature of a integrated circuit device to avoid unauthorized access to stored data information.Type: GrantFiled: December 20, 2012Date of Patent: August 11, 2015Assignee: Intel CorporationInventors: Kelin J Kuhn, Christopher J Jezewski, Marko Radosavljevic
-
Patent number: 9070686Abstract: An integrated circuit, including a substrate, at least one metal wiring layer disposed above the substrate. The metal wiring layer including a wiring switch and a plurality of patterned conductors. The wiring switch including a back gate field effect transistor (BGFET).Type: GrantFiled: May 24, 2012Date of Patent: June 30, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel C. Edelstein, Stephen M. Gates, Ramachandran Muralidhar, Thomas N. Theis