With Thin Insulator Region For Charging Or Discharging Floating Electrode By Quantum Mechanical Tunneling Patents (Class 257/321)
-
Patent number: 7709901Abstract: A CMOS device with transistors having different gate dielectric materials and a method of manufacture thereof. An aluminum-based material is used as a gate dielectric material of a PMOS device, and a hafnium-based material is used as a gate dielectric material of an NMOS device. A thin layer of silicon a few monolayers or a sub-monolayer thick is formed over the gate dielectric materials, before forming the gates. The thin layer of silicon bonds with the gate dielectric material and pins the work function of the transistors. A gate material that may comprise a metal in one embodiment is deposited over the thin layer of silicon. A CMOS device having a symmetric Vt for the PMOS and NMOS FETs is formed.Type: GrantFiled: January 22, 2008Date of Patent: May 4, 2010Assignee: Infineon Technologies AGInventor: Hong-Jyh Li
-
Patent number: 7705389Abstract: Methods and devices are disclosed, such as those involving memory cell devices with improved charge retention characteristics. In one or more embodiments, a memory cell is provided having an active area defined by sidewalls of neighboring trenches. A layer of dielectric material is blanket deposited over the memory cell, and etched to form spacers on sidewalls of the active area. Dielectric material is formed over the active area, a charge trapping structure is formed over the dielectric material over the active area, and a control gate is formed over the charge trapping structure. In some embodiments, the charge trapping structure includes nanodots. In some embodiments, the width of the spacers is between about 130% and about 170% of the thickness of the dielectric material separating the charge trapping material and an upper surface of the active area.Type: GrantFiled: August 29, 2007Date of Patent: April 27, 2010Assignee: Micron Technology, Inc.Inventors: Ron Weimer, Kyu Min, Tom Graettinger, Nirmal Ramaswamy
-
Patent number: 7696561Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: GrantFiled: October 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Patent number: 7692252Abstract: A semiconductor integrated circuit device includes a cell well, a memory cell array formed on the cell well and having a memory cell area and cell well contact area, first wiring bodies arranged in the memory cell area, and second wiring bodies arranged in the cell well contact area. The layout pattern of the second wiring bodies is the same as the layout pattern of the first wiring bodies. The cell well contact area comprises cell well contacts that have the same dopant type as the cell well and that function as source/drain regions of dummy transistors formed in the cell well contact area.Type: GrantFiled: December 7, 2006Date of Patent: April 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsuhiro Sato, Kikuko Sugimae, Masayuki Ichige
-
Publication number: 20100078702Abstract: A semiconductor storage device according to the present invention includes: a semiconductor substrate; an embedded insulator embedded in a trench formed in the semiconductor substrate and having an upper portion protruding above a top surface of the semiconductor substrate; a first insulating film formed on the top surface of the semiconductor substrate; a floating gate formed on the first insulating film at a side of the embedded insulator, having a side portion arching out above the embedded insulator, and having a side surface made of a flat surface and a curved surface continuing below the flat surface; a second insulating film contacting an upper surface, the flat surface and the curved surface of the floating gate; and a control gate opposing the upper surface, the flat surface and the curved surface of the floating gate across the second insulating film.Type: ApplicationFiled: September 29, 2009Publication date: April 1, 2010Applicant: ROHM CO., LTD.Inventor: Yuichi Nakao
-
Patent number: 7687848Abstract: Structures, systems and methods for floating gate transistors utilizing oxide-conductor nanolaminates are provided. One floating gate transistor embodiment includes a first source/drain region, a second source/drain region, and a channel region therebetween. A floating gate is separated from the channel region by a first gate oxide. The floating gate includes oxide-conductor nanolaminate layers to trap charge in potential wells formed by different electron affinities of the oxide-conductor nanolaminate layers.Type: GrantFiled: July 31, 2006Date of Patent: March 30, 2010Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 7683438Abstract: A nanocrystal memory element and a method for fabricating the same are proposed. The fabricating method involves selectively oxidizing polysilicon not disposed beneath and not covered with a plurality of metal nanocrystals, and leaving intact the polysilicon disposed beneath and thereby covered with the plurality of metal nanocrystals, with a view to forming double layered silicon-metal nanocrystals by self-alignment.Type: GrantFiled: May 22, 2008Date of Patent: March 23, 2010Assignee: Industrial Technology Research InstituteInventor: Pei-Ren Jeng
-
Patent number: 7683424Abstract: A nitride read only memory cell comprising a silicon-germanium layer with a pair of source/drain regions. A strained silicon layer is formed overlying the silicon-germanium layer such that the pair of source/drain regions is linked by a channel that is generated in the strained silicon layer during operation of the cell. A nitride layer is formed overlying the substrate. The nitride layer has at least one charge storage region. The nitride layer may be a planar layer, a planar split gate nitride layer, or a vertical split nitride layer. A control gate is formed overlying the nitride layer. Ballistic direct injection is used to program the memory cell. A first charge storage region of the nitride layer establishes a virtual source/drain region in the channel. The virtual source/drain region has a lower threshold voltage than the remaining portion of the channel.Type: GrantFiled: May 23, 2006Date of Patent: March 23, 2010Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7682908Abstract: A non-volatile memory including a substrate, a first doped region, a second doped region, a third doped region, a first gate structure, and a second gate structure is disclosed. The doped regions are disposed in the substrate and the second doped region is disposed between the first doped region and the third doped region. The first gate structure is disposed on the substrate between the first doped region and the second doped region. The second gate structure is disposed on the substrate between the second doped region and the third doped region, and comprises a tunneling dielectric layer, a charge trapping structure and a gate from the bottom up.Type: GrantFiled: October 28, 2005Date of Patent: March 23, 2010Assignee: eMemory Technology Inc.Inventors: Hsin-Ming Chen, Hai-Ming Lee, Shih-Jye Shen, Ching-Hsiang Hsu
-
Patent number: 7679128Abstract: The present invention relates to a semiconductor device, comprising a semiconductor substrate; a gate insulating film formed on the semiconductor substrate; a plurality of first polycrystalline silicon layers formed on the gate insulating film and including recesses formed therebetween; an inter-gate insulating film formed along the recesses on the first polycrystalline silicon layers; a second polycrystalline silicon layer having an upper flat surface and formed directly on the inter-gate insulating film; an etch-stopping insulating film made from a material different from a material of the inter-gate insulating films and formed on the second polycrystalline silicon layers into a flat plate shape, the etch-stopping insulating film being located immediately above the recesses between the first polycrystalline silicon layers so as to cover the first polycrystalline silicon layers and the recesses between the first polycrystalline silicon layers; and a third polycrystalline silicon layer formed on the etch-stopType: GrantFiled: December 23, 2004Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Matsuzaki
-
Publication number: 20100059808Abstract: A nonvolatile memory cell has charge trapping dielectric (160) which has been modified (i.e. oxidized) adjacent to edges of blocking dielectric (180). The modification reduces the charge-trapping density adjacent to the edges of the blocking dielectric, and hence reduces the leakage current at the edges. Other features are also provided.Type: ApplicationFiled: September 10, 2008Publication date: March 11, 2010Inventors: Wei Zheng, Chung Wah Fon
-
Patent number: 7675107Abstract: A semiconductor memory device, firstly, has both the thickness of a tunnel film and that of a top film provided thereon and configured to be in the FN tunneling region (4 nm or more). The data retention characteristics can be improved by configuring both the thickness of a tunnel film and that of a top film to have a thickness of in the FN tunneling region. Secondly, a high-concentration impurity region of a conductivity type the same as that of the substrate is provided in a substrate region arranged between assist gates provided adjacently to each other. The aforementioned high-concentration impurity region makes a depletion layer extremely thin when bias is applied to the assist gates. Hot holes generated between bands in the depletion region are injected into a charge storage region and the holes and electrons make pairs and disappear, enabling easy data erasing.Type: GrantFiled: December 27, 2005Date of Patent: March 9, 2010Assignee: Spansion LLCInventor: Hiroyuki Nansei
-
Publication number: 20100052036Abstract: A semiconductor device disposed on a substrate is provided. The semiconductor device includes two isolation structures, a first conductive layer, a charge trapping layer, a second conductive layer and a gate dielectric layer. The two isolation structures are disposed in the substrate to define an active area. The second conductive layer across the two isolation structures is disposed on the substrate. The first conductive layer is disposed between the two isolation structures and between the second conductive layer and the substrate. The second conductive layer electrically connects with the first conductive layer. The charge trapping layer is disposed on the substrate. The gate dielectric layer is disposed between the first conductive layer and the substrate. An interface between the two isolation structures and the first conductive layer is covered by the charge trapping layer to restrain the kink effect.Type: ApplicationFiled: August 20, 2009Publication date: March 4, 2010Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Cheng-Hong Lee, Chih-Ming Chao, Hann-Ping Hwang, Che-Huai Hung
-
Publication number: 20100052035Abstract: A nonvolatile semiconductor memory apparatus includes: a source and drain regions formed at a distance from each other in a semiconductor layer; a first insulating film formed on the semiconductor layer located between the source region and the drain region, the first insulating film including a first insulating layer and a second insulating layer formed on the first insulating layer and having a higher dielectric constant than the first insulating layer, the second insulating layer having a first site performing hole trapping and releasing, the first site being formed by adding an element different from a base material to the second insulating film, the first site being located at a lower level than a Fermi level of a material forming the semiconductor layer; a charge storage film formed on the first insulating film; a second insulating film formed on the charge storage film; and a control gate electrode formed on the second insulating film.Type: ApplicationFiled: March 13, 2009Publication date: March 4, 2010Inventors: Masahiro KOIKE, Yuichiro Mitani, Tatsuo Shimizu, Naoki Yasuda, Yasushi Nakasaki, Akira Nishiyama
-
Patent number: 7671401Abstract: A method, apparatus, and system in which an embedded memory fabricated in accordance with a conventional logic process includes one or more electrically-alterable non-volatile memory cells, each having a programming transistor, a read transistor and a control capacitor, which share a common floating gate electrode. The under-diffusion of the source/drain regions of the programming transistor and control capacitor are maximized. In one embodiment, the source/drain regions of the programming transistor are electrically shored by transistor punch-through (or direct contact).Type: GrantFiled: October 28, 2005Date of Patent: March 2, 2010Assignee: Mosys, Inc.Inventors: Gang-feng Fang, Dennis Sinitsky, Wingyu Leung
-
Patent number: 7671400Abstract: A semiconductor memory device includes a device isolation layer formed in a semiconductor substrate to define a plurality of active regions. Floating gates are disposed on the active regions. A control gate line overlaps top surfaces of the floating gates and crosses over the active regions. The control gate line has an extending portion disposed in a gap between adjacent floating gates and overlapping sidewalls of the adjacent floating gates. First spacers are disposed on the sidewalls of the adjacent floating gates. Each of the first spacers extends along a sidewall of the active region and along a sidewall of the device isolation layer. Second spacers are disposed between outer sidewalls of the first spacers and the extending portion and are disposed above the device isolation layer. An electronic device including a semiconductor memory device and a method of fabricating a semiconductor memory device are also disclosed.Type: GrantFiled: June 5, 2008Date of Patent: March 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Sung Lim, Jong-Ho Park, Hyun-Chul Back, Sung-Hun Lee
-
Publication number: 20100044774Abstract: Disclosed here in is a flash memory device and a method of fabricating the same. In accordance with one aspect of the invention, a flash memory device includes first contact plugs formed over a semiconductor substrate between gate patterns. Second contact plugs are formed over the semiconductor substrate between gate patterns and disposed alternately with the first contact plugs. The second contact plugs having a height greater than the first contact plugs. First and second conductive pads are connected to the first contact plugs. First and second pad contact plugs are formed on extended edge portions of the first and second conductive pads. First bit lines are connected to the first and second pad contact plugs, and second bit lines are connected to the second contact plugs.Type: ApplicationFiled: June 30, 2009Publication date: February 25, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: JAE HEON KIM
-
Patent number: 7663177Abstract: A non-volatile memory device and fabricating method thereof are provided. In the deposition to form a tunneling dielectric layer, a composite charge trapping layer and a block dielectric layer, an ingredient of a depositing material or the depositing material is adjusted to form a grading energy level structure, such that carriers are trapped or erased more easily in accordance with a variation in grading energy level. Therefore, the carriers are stored more effectively and the probability that the electric leakage occurs is reduced substantially.Type: GrantFiled: October 12, 2005Date of Patent: February 16, 2010Assignee: Industrial Technology Research InstituteInventors: Cha-Hsin Lin, Lurng-Shehng Lee, Pei-Jer Tzeng
-
Patent number: 7663166Abstract: Provided are relatively higher-performance wire-type semiconductor devices and relatively economical methods of fabricating the same. A wire-type semiconductor device may include at least one pair of support pillars protruding above a semiconductor substrate, at least one fin protruding above the semiconductor substrate and having ends connected to the at least one pair of support pillars, at least one semiconductor wire having ends connected to the at least one pair of support pillars and being separated from the at least one fin, a common gate electrode surrounding the surface of the at least one semiconductor wire, and a gate insulating layer between the at least one semiconductor wire and the common gate electrode.Type: GrantFiled: March 16, 2007Date of Patent: February 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Pil Kim, Yoon-Dong Park, Won-Joo Kim
-
Publication number: 20100019308Abstract: An electrically programmable device with embedded EEPROM and method for making thereof. The method includes providing a substrate including a first device region and a second device region, growing a first gate oxide layer in the first device region and the second device region, and forming a first diffusion region in the first device region and a second diffusion region and a third diffusion region in the second device region. Additionally, the method includes implanting a first plurality of ions to form a fourth diffusion region in the first device region and a fifth diffusion region in the second device region. The fourth diffusion region overlaps with the first diffusion region.Type: ApplicationFiled: July 25, 2008Publication date: January 28, 2010Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: YI-PENG CHAN, Sheng-He Huang, Zhen Yang
-
Patent number: 7652352Abstract: An active structure of a semiconductor device. In one aspect, the active structure of the semiconductor device includes first to (n)th field regions, and first to (n+1)th active regions formed alternately with the first to (n)th field regions, wherein one or more of the first to (n+1)th active regions are connected at edge portions thereof to close one or more of the field regions. In another aspect, the active structure of the semiconductor device includes first to (n)th field regions, and first to (n+1)th active regions formed alternately with the first to (n)th field regions, wherein the first and (n+1)th active regions are connected to (n+2)th and (n+3)th active regions at edge portions thereof, closing the field regions.Type: GrantFiled: June 29, 2007Date of Patent: January 26, 2010Assignee: Hynix Semiconductor Inc.Inventors: Whee Won Cho, Seong Hwan Myung, Eun Jung Ko
-
Publication number: 20100012998Abstract: A dielectric structure disposed between a floating gate and a control gate of a flash memory device includes: a first dielectric layer; a third dielectric layer having a k-dielectric constant substantially the same as that of the first dielectric layer; and a second dielectric layer disposed between the first dielectric layer and the third dielectric layer, having a greater k-dielectric constant than that of the first and third dielectric layers and formed by alternately and repeatedly stacking a plurality of aluminum oxide (Al2O3) layers and a plurality of zirconium oxide (ZrO2) layers.Type: ApplicationFiled: September 28, 2009Publication date: January 21, 2010Applicant: Hynix Semiconductor Inc.Inventors: Seung-Ryong LEE, Moon-Sig Joo
-
Patent number: 7649221Abstract: A nonvolatile semiconductor memory includes a plurality of memory cell transistors configured with a first floating gate, a first control gate, and a first inter-gate insulating film each arranged between the first floating gate and the first control gate, respectively, and which are aligned along a bit line direction; device isolating regions disposed at a constant pitch along a word line direction making a striped pattern along the bit line direction; and select gate transistors disposed at each end of the alignment of the memory cell transistors, each configured with a second floating gate, a second control gate, a second inter-gate insulator film disposed between the second floating gate and the second control gate, and a sidewall gate electrically connected to the second floating gate and the second control gate.Type: GrantFiled: December 5, 2007Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Sakuma, Atsuhiro Sato
-
Publication number: 20100006919Abstract: A nonvolatile memory device is provided that includes; a first semiconductor layer extending in a first direction, a second semiconductor layer extending in parallel with and separated from the first semiconductor layer, an isolation layer between the first semiconductor layer and second semiconductor layer, a first control gate electrode between the first semiconductor layer and the isolation layer, a second control gate electrode between the second semiconductor layer and the isolation layer, wherein the second control gate electrode and first control gate electrode are respectively disposed at opposite sides of the isolation layer, a first charge storing layer between the first control gate electrode and the first semiconductor layer, and a second charge storing layer between the second control gate electrode and the second semiconductor layer.Type: ApplicationFiled: June 15, 2009Publication date: January 14, 2010Applicant: Samsung Electronics Co., Ltd.Inventors: Suk-pil KIM, Yoon-dong PARK, June-mo KOO, Tae-eung YOON
-
Publication number: 20100006921Abstract: A semiconductor memory includes a composite floating structure where an insulation film is formed on a semiconductor substrate, Si-based quantum dots covered with an extremely thin Si oxide film is formed on the insulation film, silicide quantum dots covered with a high dielectric insulation film are formed on the extremely thin Si oxide film, and Si-based quantum dots covered with a high dielectric insulation film are formed on the high dielectric insulation film. Multivalued memory operations can be conducted at a high speed and with stability by applying a certain positive voltage to a gate electrode to accumulate electrons in the silicide quantum dots and by applying a certain negative voltage and weak light to the gate electrode to emit the electrons from the silicide quantum dots.Type: ApplicationFiled: December 6, 2007Publication date: January 14, 2010Inventors: Katsunori Makihara, Seiichi Miyazaki, Seiichiro Higashi
-
Publication number: 20100006920Abstract: A semiconductor memory device according to an embodiment may include a plurality of memory cells arranged on a semiconductor substrate includes a tunneling dielectric film on the semiconductor substrate; a floating gate formed on the tunneling dielectric film and corresponding to each of the memory cells; an inter-gate dielectric film on the floating gate; and a control gate on the inter-gate dielectric film, wherein the floating gate corresponding to a single memory cell has a first gate part, a second gate part, and the floating gate has a part that the tunneling dielectric film contacts the inter-gate dielectric film is provided between the first gate part and the second gate part within the memory cell.Type: ApplicationFiled: June 18, 2009Publication date: January 14, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Nobutoshi Aoki, Masaki Kondo
-
Patent number: 7646055Abstract: A method includes the steps of: introducing insulation film into a trench to provide a trench isolation; planarizing the trench isolation to expose a passivation film; and removing the passivation film and depositing a second silicon layer on a first silicon layer and the trench isolation; and in the step of depositing the first silicon layer the first silicon layer is an undoped silicon layer and in the step of depositing the second silicon layer the second silicon layer is a doped silicon layer or an undoped silicon layer subsequently having an impurity introduced thereinto or the like and thermally diffused through subsequent thermal hysteresis into the first silicon layer.Type: GrantFiled: July 22, 2008Date of Patent: January 12, 2010Assignee: Renesas Technology Corp.Inventors: Yasuki Morino, Yoshihiko Kusakabe, Ryuichi Wakahara
-
Publication number: 20100001339Abstract: Provided are a semiconductor device and a methods of forming and operating the semiconductor device. The semiconductor device may include active pillars extending from a semiconductor substrate and disposed two dimensionally disposed on the semiconductor substrate, upper interconnections connecting the active pillars along one direction, lower interconnections crossing the upper interconnections and disposed between the active pillars, word lines crossing the upper interconnections and disposed between the active pillars, and data storage patterns disposed between the word lines and the active pillars.Type: ApplicationFiled: July 6, 2009Publication date: January 7, 2010Inventors: Wook-Hyun Kwon, Byung-Gook Park, Yun-Heub Song, Yoon Kim
-
Publication number: 20090321809Abstract: Briefly, a tunnel barrier for a non-volatile memory device comprising a graded oxy-nitride layer is disclosed.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: Nirmal Ramaswamy, Tejas Krishnamohan, Kyu Min, Thomas M. Graettinger
-
Publication number: 20090321811Abstract: A memory cell transistor comprises: an active region, the active region being elongated in a first direction of extension; a tunnel layer on the active region, the tunnel layer comprising a first tunnel insulating layer, a second tunnel insulating layer on the first tunnel insulating layer and a third tunnel insulating layer on the second tunnel insulating layer; a charge storage layer on the tunnel layer; a blocking insulating layer on the charge storage layer; and a control gate electrode on the blocking insulating layer, the control gate electrode being elongated in a second direction of extension that is transverse the first direction of extension, the active region having a first width in the second direction of extension, the second tunnel insulating layer having a second width in the second direction of extension, the second width being different than the first width.Type: ApplicationFiled: June 26, 2009Publication date: December 31, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Chang Hyun Lee, Jung Dal Choi
-
Publication number: 20090321810Abstract: Provided is a non-volatile memory device including; a substrate having source/drain regions and a channel region between the source/drain regions; a tunneling insulating layer formed in the channel region of the substrate; a charge storage layer formed on the tunneling insulating layer; a blocking insulating layer formed on the charge storage layer, and comprising a silicon oxide layer and a high-k dielectric layer sequentially formed; and a control gate formed on the blocking insulating layer, wherein an equivalent oxide thickness of the silicon oxide layer is equal to or greater than that of the high-k dielectric layer.Type: ApplicationFiled: June 2, 2009Publication date: December 31, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min-Kyung RYU, Byong-sun JU, Myoung-bum LEE, Seung-hyun LIM, Sung-hae LEE, Young-sun KIM
-
Publication number: 20090302368Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming multiple conductive patterns 13a, forming an intermediate insulating film 16 on all of device isolation insulating films 6 and the conductive patterns 13a, forming a second conductive film 17 on the intermediate insulating film 16, patterning the second conductive film 17, the intermediate insulating film 16, and the multiple conductive patterns 13a, individually, to make the conductive patterns 13a into floating gates 13c and to make the second conductive film 17 into multiple strip-like control gates 17a. In the method, an edge, in a plan layout, of at least one of each of the conductive patterns 13a and each of the device isolation insulating films 6 is bent in a region between the control gates 17a adjacent in a row direction.Type: ApplicationFiled: August 17, 2009Publication date: December 10, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Hiroki Sugawara
-
Patent number: 7629639Abstract: An embodiment is a transistor for non-volatile memory that combines nanocrystal and nanotube paradigm shifts. In particular an embodiment is a transistor-based non-volatile memory element that utilizes a carbon nanotube channel region and nanocrystal charge storage regions. Such a combination enables a combination of low power, low read and write voltages, high charge retention, and high bit density. An embodiment further exhibits a large memory window and a single-electron drain current.Type: GrantFiled: November 14, 2006Date of Patent: December 8, 2009Assignee: Intel CorporationInventors: Yuegang Zhang, Udayan Ganguly, Edwin Kan
-
Publication number: 20090294830Abstract: A memory cell transistor includes a high dielectric constant tunnel insulator, a metal floating gate, and a high dielectric constant inter-gate insulator comprising a metal oxide formed over a substrate. The tunnel insulator and inter-gate insulator have dielectric constants that are greater than silicon dioxide. Each memory cell has a plurality of doped source/drain regions in a substrate. A pair of transistors in a row are separated by an oxide isolation region comprising a low dielectric constant oxide material. A control gate is formed over the inter-gate insulator.Type: ApplicationFiled: August 11, 2009Publication date: December 3, 2009Inventor: Leonard Forbes
-
Patent number: 7626226Abstract: Non-volatile memory devices are disclosed. In a first example non-volatile memory device, programming and erasing of the memory device is performed through the same insulating barrier without the use of a complex symmetrical structure. In the example device, programming is accomplished by tunneling negative charge carriers from a charge supply region to a charge storage region. Further in the example device, erasing is accomplished by tunneling positive carriers from the charge supply region to the charge storage region. In a second example non-volatile memory device, a charge storage region with spatially distributed charge storage region is included. Such a charge storage region may be implemented in the first example memory device or may be implemented in other memory devices. In the second example device, programming is accomplished by tunneling negative charge carriers from a charge supply region to the charge storage region.Type: GrantFiled: October 29, 2007Date of Patent: December 1, 2009Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventor: Bogdan Govoreanu
-
Patent number: 7626224Abstract: A split gate memory cell. First and second well regions of respectively first and second conductivity types are formed in the substrate. A floating gate is disposed on a junction of the first and second well regions and insulated from the substrate. A control gate is disposed over the sidewall of the floating gate and insulated from the substrate and the floating gate and partially extends to the upper surface of the floating gate. A doping region of the first conductivity type is formed in the second well region. The first well region and the doping region respectively serve as source and drain regions of the split gate memory cell.Type: GrantFiled: September 13, 2006Date of Patent: December 1, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yue-Der Chih, Shine Chung, Wen-Ting Chu
-
Patent number: 7626864Abstract: Nonvolatile memory cells and array are provided. The memory cell comprises a body, a source, a drain, and a charge storage region. The body comprises an n-type conductivity and is formed in a well of the n-type conductivity. The source and the drain have p-type conductivity and are formed in the well with a channel of the body defined therebetween. The charge storage region is disposed over and insulated from the channel by a channel insulator. Each cell further comprises a bias setting having a source voltage applied to the source, a well voltage applied to the well, and a drain voltage applied to the drain. A bias configuration for an erase operation of the memory cell is further provided, wherein the source voltage is sufficiently more negative with respect to the well voltage and is sufficiently more positive with respect to the drain voltage to inject hot holes onto the charge storage region. The cells can be arranged in row and column to form memory arrays and memory device.Type: GrantFiled: April 26, 2006Date of Patent: December 1, 2009Inventor: Chih-Hsin Wang
-
Publication number: 20090289295Abstract: The invention relates to semiconductor devices and a method of fabricating the same. In accordance with a method of fabricating a semiconductor device according to an aspect of the invention, a tunnel insulating layer, a first conductive layer, a dielectric layer, a second conductive layer, and a gate electrode layer are sequentially stacked over a semiconductor substrate. The gate electrode layer, the second conductive layer, the dielectric layer, and the first conductive layer are patterned so that the first conductive layer partially remains to prevent the tunnel insulating layer from being exposed. Sidewalls of the gate electrode layer are etched. A first passivation layer is formed on the entire surface including the sidewalls of the gate electrode layer. At this time, a thickness of the first passivation layer formed on the sidewalls of the gate electrode layer is thicker than that of the first passivation layer formed in other areas.Type: ApplicationFiled: May 26, 2009Publication date: November 26, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kwang Seok Jeon
-
Publication number: 20090289296Abstract: A semiconductor device and a method of fabricating the same. In accordance with a method of fabricating a semiconductor device according to an aspect of the invention, a tunnel dielectric layer, a first conductive layer, a dielectric layer, a second conductive layer, and a gate electrode layer are sequentially stacked over a semiconductor substrate. The gate electrode layer and the second conductive layer are patterned. A first passivation layer is formed on sidewalls of the gate electrode layer. Gate patterns are formed by etching the dielectric layer, the first conductive layer, and the tunnel dielectric layer, which have been exposed. A second passivation layer is formed on the entire surface along a surface of the gate patterns including the first passivation layer.Type: ApplicationFiled: May 26, 2009Publication date: November 26, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kwang Seok JEON
-
Publication number: 20090283816Abstract: A non-volatile memory cell that has a charge source region, a charge storage region, and a crested tunnel barrier layer that has a potential energy profile which peaks between the charge source region and the charge storage region. The tunnel barrier layer has multiple high-K dielectric materials, either as individual layers or as compositionally graded materials.Type: ApplicationFiled: May 15, 2008Publication date: November 19, 2009Applicant: Seagate Technology LLCInventors: Wei Tian, Insik Jin, Dimitar V. Dimitrov, Song S. Xue
-
Publication number: 20090283818Abstract: A flash memory device includes an isolation layer formed on an isolation region of a semiconductor substrate, a tunnel insulating layer formed on an active region of the semiconductor substrate, a first conductive layer formed over the tunnel insulating layer, a dielectric layer formed on the first conductive layer and the isolation layer, the dielectric layer having a groove for exposing the isolation layer, a trench formed on the isolation layer and exposed through the groove, and a second conductive layer formed over the dielectric layer the trench.Type: ApplicationFiled: May 13, 2009Publication date: November 19, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Whee Won Cho, Nam Woo So, Cheol Mo Jeong, Jung Geun Kim, Eun Gyeong Jang
-
Publication number: 20090283817Abstract: Floating gate structures are generally described. In one example, an electronic device includes a semiconductor substrate, a tunnel dielectric coupled with the semiconductor substrate, and a floating gate structure comprising at least a first region having a first electron energy level or electron workfunction or carrier capture efficiency coupled with the tunnel dielectric and a second region having a second electron energy level or electron workfunction or carrier capture efficiency coupled with the first region wherein the first electron energy level or electron workfunction or carrier capture efficiency is less than the second electron energy level or electron workfunction or carrier capture efficiency. Such electronic device may reduce the thickness of the floating gate structure or reduce leakage current through an inter-gate dielectric, or combinations thereof, compared with a floating gate structure that comprises only polysilicon.Type: ApplicationFiled: June 30, 2008Publication date: November 19, 2009Inventors: Tejas Krishnamohan, Krishna Parat, Kyu Min, Srivardhan Gowda, Thomas M. Graettinger, Nirmal Ramaswamy
-
Patent number: 7617591Abstract: A method for fabricating the embedded thin film resistors of a printed circuit board is provided. The embedded thin film resistors are formed using a resistor layer built in the printed circuit board. Compared with conventional discrete resistors, embedded thin film resistors contribute to a smaller printed circuit board as the space for installing conventional resistors is saved, and better signal transmission speed and quality as the capacitive reactance effect caused by two connectors of the conventional resistors is avoided. The method for fabricating the embedded thin film resistors provided by the invention can be conducted using the process and equipment for conventional printed circuit boards and thereby saving the investment on new types of equipment. The method can be applied in the mass production of printed circuit boards and thereby reduce the manufacturing cost significantly.Type: GrantFiled: January 31, 2007Date of Patent: November 17, 2009Inventors: Sung-Ling Su, Zhiqiang Xu
-
Patent number: 7619277Abstract: A flash memory includes substrate, control gates, trenches, source regions, isolation structures, drain regions, a common source line, floating gates, tunneling dielectric layers, and dielectric layer. The control gates and the trenches are in first and second directions on the substrate, respectively. The source regions are in the substrate and trenches on one side of control gates. The isolation structures fill the trenches between the source regions. The drain regions are in the substrate on the other side of control gates between the isolation structures. The common source line is in the second direction inside the substrate and electrically connected to the source regions. Furthermore, the floating gates are between the control gates and the substrate that between the source and drain regions. The tunneling dielectric layers are disposed between the floating gates and the substrate, and the dielectric layer is disposed between the floating and control gates.Type: GrantFiled: June 15, 2005Date of Patent: November 17, 2009Assignee: MACRONIX International Co., Ltd.Inventors: Chun-Pei Wu, Huei-Huang Chen, Wen-Bin Tsai
-
Patent number: 7612404Abstract: A semiconductor device includes semiconductor substrate, isolation insulating film, nonvolatile memory cells, each of the cells including tunnel insulating film, FG electrode, CG electrode, interelectrode insulating film between the CG and FG electrodes and including a first insulating film and a second insulating film on the first insulating film and having higher permittivity than the first insulating film, the interelectrode insulating film being provided on a side wall of the floating gate electrode in a cross-section view of a channel width direction of the cell, thickness of the interelectrode insulating film increasing from an upper portion of the side wall toward a lower portion of the side wall, thickness of the second insulating film on an upper corner of the FG electrode being thicker than thickness of the second insulating film on the other portions of the side wall in the cross-section view of the channel width direction.Type: GrantFiled: April 13, 2007Date of Patent: November 3, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Akihito Yamamoto, Masayuki Tanaka, Katsuyuki Sekine, Daisuke Nishida, Ryota Fujisuka, Katsuaki Natori, Hirokazu Ishida, Yoshio Ozawa
-
Publication number: 20090267133Abstract: A flash memory device includes a source region formed in an active region of a semiconductor substrate; a recessed region formed in the active region on either side of the source region, the recessed region including a recess surface having sidewalls; floating gates formed at the sidewalls of the recess surface by interposing a tunnel insulating film; a source line formed on the source region across the active region; and control gate electrodes formed at sidewalls of the source line across a portion of the active region where the floating gates are formed. The floating gates and the control gate electrodes are formed by anisotropically etching a conformal conductive film to have a spacer structure. Cell transistor size can be reduced by forming a deposition gate structure at both sides of the source line, and short channel effects can be minimized by forming the channel between the sidewalls of a recess surface.Type: ApplicationFiled: May 22, 2009Publication date: October 29, 2009Inventor: Sang Bum Lee
-
Patent number: 7608883Abstract: A transistor is described having a source electrode and a drain electrode. The transistor has at least one semiconducting carbon nanotube that is electrically coupled between the source and drain electrodes. The transistor has a gate electrode and dielectric material containing one or more quantum dots between the carbon nanotube and the gate electrode.Type: GrantFiled: February 28, 2008Date of Patent: October 27, 2009Assignee: Intel CorporationInventors: Marko Radosavljevic, Amlan Majumdar, Suman Datta, Justin Brask, Brian Doyle, Robert Chau
-
Publication number: 20090261400Abstract: A semiconductor device includes a tunnel insulating film formed on a semiconductor substrate, a charge storage insulating film formed on the tunnel insulating film and including at least two separated low oxygen concentration portions and a high oxygen concentration portion positioned between the adjacent low oxygen concentration portions and having a higher oxygen concentration than the low oxygen concentration portions, a charge block insulating film formed on the charge storage insulating film, and control gate electrodes formed on the charge block insulating film and above the low oxygen concentration portions.Type: ApplicationFiled: April 16, 2009Publication date: October 22, 2009Inventors: Yoshio OZAWA, Ryota FUJITSUKA
-
Patent number: 7602008Abstract: Non-volatile memory devices and methods for fabricating non-volatile memory devices are disclosed. More specifically, split gate memory devices are provided having frameworks that provide increased floating gate coupling ratios, thereby enabling enhanced programming and erasing efficiency and performance.Type: GrantFiled: December 14, 2007Date of Patent: October 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Taeg Kang, Hyok-Ki Kwon, Bo Young Seo, Seung Beom Yoon, Hee Seog Jeon, Yong-Suk Choi, Jeong-Uk Han
-
Publication number: 20090250743Abstract: A semiconductor memory device has side surfaces of neighboring bit lines that do not face each other to reduce a capacitance of a parasitic capacitor formed between adjacent bit lines. The semiconductor memory device includes contact plugs formed on a semiconductor substrate. Each contact plug is disposed between gate patterns. First and second conductive pads extend in different directions and are connected to the contact plugs. First and second pad contact plugs are formed on extended peripheries of the first and second conductive pads, respectively. Each of the first pad contact plugs has a height which differs from a height of each of the second pad contact plugs. First bit lines are connected to the first pad contact plugs, and second bit lines are connected to the second pad contact plugs.Type: ApplicationFiled: April 2, 2009Publication date: October 8, 2009Applicant: Hynix Semiconductor Inc.Inventor: Sang Min Kim