With Means To Increase Breakdown Voltage Patents (Class 257/339)
-
Patent number: 8431990Abstract: A semiconductor device comprises a substrate and a gate which extends on the substrate in a first horizontal direction. A source region is positioned at a first side of the gate and extends in the first direction. A body region of a first conductivity type is under the source region and extends in the first direction. A drain region of a second conductivity type is at a second side of the gate and extends in the first direction. A drift region of the second conductivity type extends between the body region and the drain region in the substrate in a second horizontal direction. A first buried layer is under the drift region in the substrate, the first buried layer extending in the first and second directions. A plurality of second buried layers is between the first buried layer and the drift region in the substrate. The second buried layers extend in the second direction and are spaced apart from each other in the first direction.Type: GrantFiled: April 7, 2010Date of Patent: April 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Young Lee, Mueng-Ryul Lee
-
Patent number: 8426281Abstract: A semiconductor device 100 comprising source and drain regions 105, 107, and insulating region 115 and a plate structure 140. The source and drain regions are on or in a semiconductor substrate 110. The insulating region is on or in the semiconductor substrate and located between the source and drain regions. The insulating region has a thin layer 120 and a thick layer 122. The thick layer includes a plurality of insulating stripes 132 that are separated from each other and that extend across a length 135 between the source and the drain regions. The plate structure is located between the source and the drain regions, wherein the plate structure is located on the thin layer and portions of the thick layer, the plate structure having one or more conductive bands 143 that are directly over individual ones of the plurality of insulating stripes.Type: GrantFiled: December 7, 2010Date of Patent: April 23, 2013Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Seetharaman Sridhar, Sameer Pendharkar
-
Publication number: 20130093015Abstract: A high voltage metal oxide semiconductor (HVMOS) transistor (1) comprises a drift region (8) comprising a material having a mobility which is higher than a mobility of Si. There is also provided a method of manufacturing said transistor, the method comprising forming a drift region comprising a material having a mobility which is higher than a mobility of Silicon. The material can be a Si—Ge strained material. The on- resistance is reduced compared to a transistor with a drift region made of Si, so that the trade-off between breakdown voltage and on-resistance is improved.Type: ApplicationFiled: March 1, 2010Publication date: April 18, 2013Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Deb Kumar Pal, Elizabeth Ching Tee Kho, Alexander Dietrich Hölke
-
Patent number: 8421152Abstract: A semiconductor device includes a first conductive type first semiconductor region, a second semiconductor region, and a second conductive type lateral RESURF region. The first semiconductor region is arranged on a first electrode side. The second semiconductor region includes first conductive type first pillar regions and a terminal part. The second pillar regions are alternately arranged on an element part. The terminal part is formed around the element part along a surface of the first semiconductor region on a second electrode side opposite to the first electrode side of the first semiconductor region. Furthermore, the second conductive type lateral RESURF region is formed in the second semiconductor region on the terminal part.Type: GrantFiled: August 8, 2009Date of Patent: April 16, 2013Assignee: Sony CorporationInventor: Yuji Sasaki
-
Patent number: 8421153Abstract: A first semiconductor layer extends from the element region to the element-termination region, and functions as a drain of the MOS transistor. A second semiconductor layer extends, below the first semiconductor layer, from the element region to the element-termination region. A third semiconductor layer extends from the element region to the element-termination region, and is in contact with the second semiconductor layer to function as a drift layer of the MOS transistor. A distance between a boundary between the first semiconductor layer and the field oxide film, and the end portion of the third semiconductor layer on the fifth semiconductor layer side in the element region is smaller than that between a boundary between the first semiconductor layer and the field oxide layer and an end portion of the third semiconductor layer on the fifth semiconductor layer side in the element-termination region.Type: GrantFiled: September 22, 2011Date of Patent: April 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kanako Komatsu, Jun Morioka, Koji Shirai, Keita Takahashi, Tsubasa Yamada, Mariko Shimizu
-
Patent number: 8421150Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device is formed in a first conductive type substrate, wherein the substrate has an upper surface. The high voltage device includes: a second conductive type buried layer, which is formed in the substrate; a first conductive type well, which is formed between the upper surface and the buried layer; and a second conductive type well, which is connected to the first conductive type well and located at different horizontal positions. The second conductive type well includes a well lower surface, which has a first part and a second part, wherein the first part is directly above the buried layer and electrically coupled to the buried layer; and the second part is not located above the buried layer and forms a PN junction with the substrate.Type: GrantFiled: August 3, 2011Date of Patent: April 16, 2013Assignee: Richtek Technology Corporation R.O.C.Inventors: Tsung-Yi Huang, Huan-Ping Chu
-
Publication number: 20130075816Abstract: Disclosed are an LDMOS device and a method for manufacturing the same capable of decreasing the concentration of a drift region between a source finger tip and a drain, thereby increasing a breakdown voltage. An LDMOS device includes a gate which is formed on a substrate, a source and a drain which are separately arranged on both sides of the substrate with the gate interposed therebetween, a field oxide film which is formed to have a step between the gate and the drain, a drift region which is formed of first condition type impurity ions between the gate and the drain on the substrate, and at least one internal field ring which is formed inside the drift region and formed by selectively ion-implanting second conduction type impurity ions in accordance with the step of the field oxide film.Type: ApplicationFiled: March 2, 2012Publication date: March 28, 2013Applicant: DONGBU HITEK CO., LTD.Inventors: Jae Hyun YOO, Jong Min Kim
-
Publication number: 20130069712Abstract: We describe a RESURF semiconductor device having an n-drift region with a p-top layer and in which a MOS (Metal Oxide Semiconductor) channel of the device is formed within the p-top layer.Type: ApplicationFiled: September 15, 2011Publication date: March 21, 2013Inventors: Tanya Trajkovic, Florin Udrea, Vasantha Pathirana, Nishad Udugampola
-
Patent number: 8399923Abstract: Provided are a high voltage semiconductor device in which a field shaping layer is formed on the entire surface of a semiconductor substrate and a method of fabricating the same. Specifically, the high voltage semiconductor device includes a first conductivity-type semiconductor substrate. A second conductivity-type semiconductor layer is disposed on a surface of the semiconductor substrate, and a first conductivity-type body region is formed in semiconductor layer. A second conductivity-type source region is formed in the body region. A drain region is formed in the semiconductor layer and is separated from the body region. The field shaping layer is formed on the entire surface of the semiconductor layer facing the semiconductor layer.Type: GrantFiled: July 1, 2009Date of Patent: March 19, 2013Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yong-cheol Choi, Chang-ki Jeon, Min-suk Kim
-
Publication number: 20130062693Abstract: A semiconductor device which provides compactness and enhanced drain withstand voltage. The semiconductor device includes: a gate electrode; a source electrode spaced from the gate electrode; a drain electrode located opposite to the source electrode with respect to the gate electrode in a plan view and spaced from the gate electrode; at least one field plate electrode located between the gate and drain electrodes in a plan view, provided over the semiconductor substrate through an insulating film and spaced from the gate electrode, source electrode and drain electrode; and at least one field plate contact provided in the insulating film, coupling the field plate electrode to the semiconductor substrate. The field plate electrode extends from the field plate contact at least either toward the source electrode or toward the drain electrode in a plan view.Type: ApplicationFiled: August 23, 2012Publication date: March 14, 2013Inventor: Masayasu TANAKA
-
Patent number: 8390063Abstract: According to one embodiment, a semiconductor device comprises a high-k gate dielectric overlying a well region having a first conductivity type formed in a semiconductor body, and a semiconductor gate formed on the high-k gate dielectric. The semiconductor gate is lightly doped so as to have a second conductivity type opposite the first conductivity type. The disclosed semiconductor device, which may be an NMOS or PMOS device, can further comprise an isolation region formed in the semiconductor body between the semiconductor gate and a drain of the second conductivity type, and a drain extension well of the second conductivity type surrounding the isolation region in the semiconductor body. In one embodiment, the disclosed semiconductor device is fabricated as part of an integrated circuit including one or more CMOS logic devices.Type: GrantFiled: January 29, 2010Date of Patent: March 5, 2013Assignee: Broadcom CorporationInventors: Akira Ito, Xiangdong Chen
-
Publication number: 20130049114Abstract: The present invention provides a high voltage metal-oxide-semiconductor transistor device including a substrate, a deep well, and a doped region. The substrate and the doped region have a first conductive type, and the substrate has at least one electric field concentration region. The deep well has a second conductive type different from the first conductive type. The deep well is disposed in the substrate, and the doped region is disposed in the deep well. The doping concentrations of the doped region and the deep well in the electric field have a first ratio, and the doping concentrations of the doped region and the deep well outside the electric field have a second ratio. The first ratio is greater than the second ratio.Type: ApplicationFiled: August 24, 2011Publication date: February 28, 2013Inventors: Chih-Chung Wang, Wei-Lun Hsu, Shan-Shi Huang, Ke-Feng Lin, Te-Yuan Wu
-
Patent number: 8378432Abstract: In sophisticated transistor elements including a high-k gate metal stack, the integrity of the sensitive gate materials may be ensured by a spacer element that may be concurrently used as an offset spacer for defining a lateral offset of a strain-inducing semiconductor alloy. The cap material of the sophisticated gate stack may be removed without compromising integrity of the offset spacer by providing a sacrificial spacer element. Consequently, an efficient strain-inducing mechanism may be obtained in combination with the provision of a sophisticated gate stack with the required material integrity, while reducing overall process complexity compared to conventional strategies.Type: GrantFiled: March 29, 2010Date of Patent: February 19, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Richard Carter, Sven Beyer, Martin Trentzsch
-
Patent number: 8373227Abstract: A semiconductor device comprises a substrate including a first region and a second region of a first conductivity type and a third region between the first and second regions of a second conductivity type opposite to the first conductivity type, and being covered by a dielectric layer. A plurality of trenches laterally extend between the third and second region, are filled with an insulating material, and are separated by active stripes with a doping profile having a depth not exceeding the depth of the trenches wherein each trench terminates before reaching the dielectric layer and is separated from the third region by a substrate portion such that the respective boundaries between the substrate portions and the trenches are not covered by the dielectric layer. A method for manufacturing such a semiconductor device is also disclosed.Type: GrantFiled: October 6, 2009Date of Patent: February 12, 2013Assignee: NXP B.V.Inventors: Jan Sonsky, Anco Heringa
-
Patent number: 8372716Abstract: In one embodiment, a semiconductor device is formed having vertical localized charge-compensated trenches, trench control regions, and sub-surface doped layers. The vertical localized charge-compensated trenches include at least a pair of opposite conductivity type semiconductor layers. The trench control regions are configured to provide a generally vertical channel region electrically coupling source regions to the sub-surface doped layers. The sub-surface doped layers are further configured to electrically connect the drain-end of the channel to the vertical localized charge compensation trenches. Body regions are configured to isolate the sub-surface doped layers from the surface of the device.Type: GrantFiled: May 2, 2011Date of Patent: February 12, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, Peter J. Zdebel
-
Publication number: 20130032880Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device is formed in a first conductive type substrate, wherein the substrate has an upper surface. The high voltage device includes: a second conductive type buried layer, which is formed in the substrate; a first conductive type well, which is formed between the upper surface and the buried layer; and a second conductive type well, which is connected to the first conductive type well and located at different horizontal positions. The second conductive type well includes a well lower surface, which has a first part and a second part, wherein the first part is directly above the buried layer and electrically coupled to the buried layer; and the second part is not located above the buried layer and forms a PN junction with the substrate.Type: ApplicationFiled: August 3, 2011Publication date: February 7, 2013Inventors: Tsung-Yi HUANG, Huan-Ping CHU
-
Patent number: 8368141Abstract: A high breakdown voltage semiconductor device, in which a semiconductor layer is formed on a semiconductor substrate across a dielectric layer, includes a drain layer on the semiconductor layer, a buffer layer formed so as to envelop the drain layer, a source layer, separated from the drain layer, and formed so as to surround a periphery thereof, a well layer formed so as to envelop the source layer, and a gate electrode formed across a gate insulating film on the semiconductor layer, wherein the planar shape of the drain layer 113 and buffer layer is a non-continuous or continuous ring.Type: GrantFiled: March 8, 2010Date of Patent: February 5, 2013Assignee: Fuji Electric Co., Ltd.Inventor: Masaharu Yamaji
-
Patent number: 8362557Abstract: A semiconductor device can include a source region near a working top surface of a semiconductor region. The device can also include a gate located above the working top surface and located laterally between the source and a drain region. The source region and the gate can at least partially laterally overlap a body region near the working top surface. The source region can include a first portion having the first conductivity type, a second portion having a second conductivity type, and a third portion having the second conductivity type. The second portion can be located laterally between the first and third portions and can penetrate into the semiconductor region to a greater depth than the third portion but no more than the first portion. The lateral location of the third portion can be determined at least in part using the lateral location of the gate.Type: GrantFiled: December 2, 2009Date of Patent: January 29, 2013Assignee: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Publication number: 20130020637Abstract: An electronic device can include a first layer having a primary surface, a well region lying adjacent to the primary surface, and a buried doped region spaced apart from the primary surface and the well region. The electronic device can also include a trench extending towards the buried doped region, wherein the trench has a sidewall, and a sidewall doped region along the sidewall of the trench, wherein the sidewall doped region extends to a depth deeper than the well region. The first layer and the buried region have a first conductivity type, and the well region has a second conductivity type opposite that of the first conductivity type. The electronic device can include a conductive structure within the trench, wherein the conductive structure is electrically connected to the buried doped region and is electrically insulated from the sidewall doped region. Processes for forming the electronic device are also described.Type: ApplicationFiled: September 26, 2012Publication date: January 24, 2013Inventors: Juame Roig-Guitart, Peter Moens, Marnix Tack
-
Patent number: 8354716Abstract: A semiconductor device for use in a relatively high voltage application that comprises a substrate, a first n-type well region in the substrate to serve as a high voltage n-well (HVNW) for the semiconductor device, a pair of second n-type well regions in the first n-type well region, a p-type region in the first n-type well region between the second n-type well regions, a pair of conductive regions on the substrate between the second n-type well regions, and a number of n-type regions to serve as n-type buried layers (NBLs) for the semiconductor device, wherein the NBLs are located below the first n-type region and dispersed in the substrate.Type: GrantFiled: July 2, 2010Date of Patent: January 15, 2013Assignee: Macronix International Co., Ltd.Inventors: Hsueh I Huang, Ming-Tung Lee, Shyi-Yuan Wu
-
Patent number: 8350318Abstract: In one embodiment, an MOS transistor is formed with trench gates. The gate structure of the trench gates generally has a first insulator that has a first thickness in one region of the gate and a second thickness in a second region of the gate.Type: GrantFiled: August 17, 2007Date of Patent: January 8, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Francine Y. Robb
-
Patent number: 8338872Abstract: Transistors (21, 41) employing floating buried layers (BL) (72) may exhibit transient breakdown voltage (BVdss)TR significantly less than (BVdss)DC. It is found that this occurs because the floating BL (72) fails to rapidly follow the applied transient, causing the local electric field within the device to temporarily exceed avalanche conditions. (BVdss)TR of such transistors (69. 69?) can be improved to equal or exceed (BVdss)DC by including a charge pump capacitance (94, 94?) coupling the floating BL (72) to whichever high-side terminal (28, 47) receives the transient. The charge pump capacitance (94, 94?) may be external to the transistor (69, 69?), may be formed on the device surface (71) or, may be formed internally to the transistor (69-3, 69?-3) using a dielectric deep trench isolation wall (100) separating DC isolated sinker regions (86, 88) extending to the BL (72). The improvement is particularly useful for LDMOS devices.Type: GrantFiled: March 30, 2010Date of Patent: December 25, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Tahir A. Khan, Ronghua Zhu, Weixiao Huang, Bernhard H. Grote
-
Patent number: 8330186Abstract: A lateral device includes a gate region connected to a drain region by a drift layer. An insulation region adjoins the drift layer between the gate region and the drain region. Permanent charges are embedded in the insulation region, sufficient to cause inversion in the insulation region.Type: GrantFiled: April 30, 2009Date of Patent: December 11, 2012Assignee: MaxPower Semiconductor, Inc.Inventors: Mohamed N. Darwish, Amit Paul
-
Patent number: 8314461Abstract: Methods and systems for monolithically fabricating a lateral double-diffused MOSFET (LDMOS) transistor having a source, drain, and a gate on a substrate, with a process flow that is compatible with a CMOS process flow are described.Type: GrantFiled: December 5, 2011Date of Patent: November 20, 2012Assignee: Volterra Semiconductor CorporationInventors: Budong Yu, Marco A. Zuniga
-
Patent number: 8310007Abstract: The present application discloses new approaches to integrated power. Two new classes of structures each provide an integrated phase leg, in a process which can easily be integrated with low-voltage and/or peripheral circuits: in one class of disclosed structures, a lateral PMOS device is combined with an NMOS device which has predominantly vertical current flow. In another class of embodiments, a predominantly vertical n-channel device is used for the low-side switch, in combination with a lateral n-channel device. In either case, the common output node is preferably brought out at a backside contact. This device structure is advantageously used to construct complete power supply and/or voltage conversions circuits on a single chip (perhaps connected to external passive reactances).Type: GrantFiled: July 12, 2010Date of Patent: November 13, 2012Assignee: MaxPower Semiconductor Inc.Inventors: Mohamed N. Darwish, Jun Zeng
-
Publication number: 20120280320Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device is formed in a first conductive type substrate, wherein the substrate includes isolation regions defining a device region. The high voltage device includes: a drift region, located in the device region, doped with second conductive type impurities; a gate in the device region and on the surface of the substrate; and a second conductive type source and drain in the device region, at different sides of the gate respectively. From top view, the concentration of the second conductive type impurities of the drift region is distributed substantially periodically along horizontal and vertical directions.Type: ApplicationFiled: October 17, 2011Publication date: November 8, 2012Inventors: Tsung-Yi Huang, Chien-Hao Huang
-
Patent number: 8304830Abstract: An LDPMOS structure having enhanced breakdown voltage and specific on-resistance is described, as is a method for fabricating the structure. A P-field implanted layer formed in a drift region of the structure and surrounding a lightly doped drain region effectively increases breakdown voltage while maintaining a relatively low specific on-resistance.Type: GrantFiled: June 10, 2010Date of Patent: November 6, 2012Assignee: Macronix International Co., Ltd.Inventors: Yin-Fu Huang, Miao-Chun Chung, Shih-Chin Lien
-
Publication number: 20120273882Abstract: A novel lateral super junction device compatible with standard CMOS processing techniques using shallow trench isolation is provided for low- and medium-voltage power management applications. The concept is similar to other lateral super junction devices having N- and P-type implants to deplete laterally to sustain the voltage. However, the use of shallow trench structures provides the additional advantage of reducing the Rdson without the loss of the super junction concept and, in addition, increasing the effective channel width of the device to form a “FINFET” type structure, in which the conducting channel is wrapped around a thin silicon “fin” that forms the body of the device. The device is manufactured using standard CMOS processing techniques with the addition of super junction implantation steps, and the addition of polysilicon within the shallow trench structures to form fin structures.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Inventor: PERUMAL RATNAM
-
Publication number: 20120273883Abstract: A high voltage (HV) device includes a gate dielectric structure over a substrate. The gate dielectric structure has a first portion and a second portion. The first portion has a first thickness and is disposed over a first well region of a first dopant type in the substrate. The second portion has a second thickness and is disposed over a second well region of a second dopant type. The first thickness is larger than the second thickness. An isolation structure is disposed between the gate dielectric structure and a drain region disposed within the first well region. A gate electrode is disposed over the gate dielectric structure.Type: ApplicationFiled: April 28, 2011Publication date: November 1, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shiang-Yu CHEN, Chi-Chih CHEN, Kuo-Ming WU
-
Publication number: 20120273881Abstract: A lateral DMOS transistor formed on a silicon-on-insulator (SOI) structure has a higher breakdown voltage that results from a cavity that is formed in the bulk region of the SOI structure. The cavity exposes a portion of the bottom surface of the insulator layer of the SOI structure that lies directly vertically below the drift region of the DMOS transistor.Type: ApplicationFiled: April 26, 2011Publication date: November 1, 2012Inventors: William French, Vladislav Vashchenko, Richard Wendell Foote, JR., Alexei Sadovnikov, Punit Bhola, Peter J. Hopper
-
Patent number: 8299528Abstract: An electronic device can include a first well region of a first conductivity-type and a second well region of a second conductivity-type and abutting the first well region. The first conductivity-type and the second conductivity type can be opposite conductivity types. In an embodiment, an insulator region can extend into the first well region, wherein the insulator region and the first well region abut and define an interface, and, from a top view, the insulator region can include a first feature extending toward the first interface, and the insulator region can define a first space bounded by the first feature, wherein a dimension from a portion of the first feature closest to the first interface is at least zero. A gate structure can overlie an interface between the first and second well regions.Type: GrantFiled: December 31, 2009Date of Patent: October 30, 2012Assignee: Semiconductor Components Industries, LLCInventors: Jaume Roig-Guitart, Peter Moens
-
Publication number: 20120267717Abstract: A p-channel LDMOS device with a controlled n-type buried layer (NBL) is disclosed. A Shallow Trench Isolation (STI) oxidation is defined, partially or totally covering the drift region length. The NBL layer, which can be defined with the p-well mask, connects to the n-well diffusion, thus providing an evacuation path for electrons generated by impact ionization. High immunity to the Kirk effect is also achieved, resulting in a significantly improved safe-operating-area (SOA). The addition of the NBL deep inside the drift region supports a space-charge depletion region which increases the RESURF effectiveness, thus improving BV. An optimum NBL implanted dose can be set to ensure fully compensated charge balance among n and p doping in the drift region (charge balance conditions). The p-well implanted dose can be further increased to maintain a charge balance, which leads to an Rdson reduction.Type: ApplicationFiled: June 29, 2012Publication date: October 25, 2012Applicants: LAAS-CNRS, ATMEL ROUSSET SASInventors: Willem-Jan Toren, Bruno Villard, Elsa Hugonnard-Bruyere, Gaetan Toulon, Frederic Morancho, Ignasi Cortes Mayol, Thierry Pedron
-
Publication number: 20120267716Abstract: A high voltage metal oxide semiconductor device with low on-state resistance is provided. A multi-segment isolation structure is arranged under a gate structure and beside a drift region for blocking the current from directly entering the drift region. Due to the multi-segment isolation structure, the path length from the body region to the drift region is increased. Consequently, as the breakdown voltage applied to the gate structure is increased, the on-state resistance is reduced.Type: ApplicationFiled: April 20, 2011Publication date: October 25, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Ching-Hung KAO, Sheng-Hsiong Yang
-
Patent number: 8283722Abstract: An apparatus is disclosed to increase a breakdown voltage of a semiconductor device. The semiconductor device includes an enhanced well region to effectively increase a voltage at which punch-through occurs when compared to a conventional semiconductor device. The enhanced well region includes a greater number of excess carriers when compared to a well region of the conventional semiconductor device. These larger number of excess carriers attract more carriers allowing more current to flow through a channel region of the semiconductor device before depleting the enhanced well region of the carriers. As a result, the semiconductor device may accommodate a greater voltage being applied to its drain region before the depletion region of the enhanced well region and a depletion region of a well region surrounding the drain region merge into a single depletion region.Type: GrantFiled: June 14, 2010Date of Patent: October 9, 2012Assignee: Broadcom CorporationInventor: Akira Ito
-
Patent number: 8278710Abstract: An LDMOSFET transistor (100) is provided which includes a substrate (101), an epitaxial drift region (104) in which a drain region (116) is formed, a first well region (107) in which a source region (112) is formed, a gate electrode (120) formed adjacent to the source region (112) to define a first channel region (14), and a grounded substrate injection suppression guard structure that includes a patterned buried layer (102) in ohmic contact with an isolation well region (103) formed in a predetermined upper region of the substrate so as to be spaced apart from the first well region (107) and from the drain region (116), where the buried layer (102) is disposed below the first well region (107) but not below the drain region (116).Type: GrantFiled: July 23, 2010Date of Patent: October 2, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Stephen J. Cosentino, Tahir A. Khan, Adolfo C. Reyes, Ronghua Zhu
-
Patent number: 8278711Abstract: A substrate having semiconductor material and a surface that supports a gate electrode and defines a surface normal direction is provided. The substrate can include a drift region including a first dopant type. A well region can be disposed adjacent to the drift region and proximal to the surface, and can include a second dopant type. A termination extension region can be disposed adjacent to the well region and extend away from the gate electrode, and can have an effective concentration of second dopant type that is generally less than that in the well region. An adjust region can be disposed between the surface and at least part of the termination extension region. An effective concentration of second dopant type may generally decrease when moving from the termination extension region into the adjust region along the surface normal direction.Type: GrantFiled: November 23, 2010Date of Patent: October 2, 2012Assignee: General Electric CompanyInventors: Ramakrishna Rao, Stephen Daley Arthur, Peter Almern Losee, Kevin Dean Matocha
-
Publication number: 20120241861Abstract: An ultra-high voltage n-type-metal-oxide-semiconductor (UHV NMOS) device with improved performance and methods of manufacturing the same are provided. The UHV NMOS includes a substrate of P-type material; a first high-voltage N-well (HVNW) region disposed in a portion of the substrate; a source and bulk p-well (PW) adjacent to one side of the first HVNW region, and the source and bulk PW comprising a source and a bulk; a gate extended from the source and bulk PW to a portion of the first HVNW region, and a drain disposed within another portion of the first HVNW region that is opposite to the gate; a P-Top layer disposed within the first HVNW region, the P-Top layer positioned between the drain and the source and bulk PW; and an n-type implant layer formed on the P-Top layer.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chieh-Chih Chen, Cheng-Chi Lin, Chen-Yuan Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20120241862Abstract: The embodiments of the present disclosure disclose a LDMOS device and the method for making the LDMOS device. The LDMOS device comprises at least one capacitive region formed in the drift region. Each capacitive region comprises a polysilicon layer and a thick oxide layer separating the polysilicon layer from the drift region. The LDMOS device in accordance with the embodiments of the present disclosure can improve the breakdown voltage while a low on-resistance is maintained.Type: ApplicationFiled: March 22, 2012Publication date: September 27, 2012Applicant: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Lei Zhang, Yang Xiang
-
Patent number: 8274114Abstract: An apparatus is disclosed to increase a breakdown voltage of a semiconductor device. The semiconductor device includes a modified breakdown shallow trench isolation (STI) region to effectively reduce a drain to source resistance when compared to a conventional semiconductor device, thereby increasing the breakdown voltage of the semiconductor device when compared to the conventional semiconductor device. The modified breakdown STI region allows more current to pass from a source region to a drain region of the semiconductor device, thereby further increasing the break down voltage of the semiconductor device from that of the conventional semiconductor device. The semiconductor device may include a modified well region to further reduce the drain to source resistance of the semiconductor device.Type: GrantFiled: January 14, 2010Date of Patent: September 25, 2012Assignee: Broadcom CorporationInventor: Akira Ito
-
Patent number: 8269273Abstract: The present invention is to provide a trench MOSFET with an etching buffer layer in a trench gate, comprising: a substrate which has a first surface and a second surface opposite to each other and comprises at least a drain region, a gate region, and a source region which are constructed as a plurality of semiconductor cells with MOSFET effect; a plurality of gate trenches, each of which is extended downward from the first surface and comprises a gate oxide layer covered on a inner surface thereof and a gate conductive layer filled inside, comprised in the gate region; at least a drain metal layer formed on the second surface according to the drain region; at least a gate runner metal layer formed on the first surface according to the gate region; and at least a source metal layer formed on the first surface according to the source region; wherein the gate trenches distinguished into at least a second gate trench formed at a terminal of the source region and at least a first gate trenches wrapped in the sourcType: GrantFiled: September 25, 2008Date of Patent: September 18, 2012Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20120228704Abstract: A high-voltage transistor is formed in a deep well of a first conductivity type that has been formed in a semiconductor substrate or epitaxial layer of a second conductivity type. A body region of the second conductivity type is formed in the deep well, into which a source region of the first conductivity type is formed. A drain region of the first conductivity type is formed in the deep well and separated from the body region by a drift region in the deep well. A gate dielectric layer is formed over the body region, and a first polysilicon layer formed over the gate dielectric layer embodies the gate of the transistor. The field plate dielectric layer is formed over the drift region after the gate has been formed. Finally, the field plate dielectric is covered by a second polysilicon layer having a field plate positioned over the field plate dielectric layer in the drift region.Type: ApplicationFiled: March 7, 2011Publication date: September 13, 2012Inventor: Dong-Hyuk Ju
-
Publication number: 20120228705Abstract: An LDMOS is formed with a second gate stack over the n? drift region, having a common gate electrode with the gate stack, and having a higher work function than the gate stack. Embodiments include forming a first conductivity type well, having a source, surrounded by a second conductivity type well, having a drain, in a substrate, forming first and second gate stacks on the substrate over a portion of the first well and a portion of the second well, respectively, the first and second gate stacks sharing a common gate electrode, and tuning the work functions of the first and second gate stacks to obtain a higher work function for the second gate stack. Other embodiments include forming the first gate stack with a first high-k dielectric and the second gate stack with a second high-k dielectric, and forming the first and second gate stacks with asymmetric dielectrics.Type: ApplicationFiled: March 11, 2011Publication date: September 13, 2012Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Eng Huat Toh, Jae Gon Lee, Chung Foong Tan, Elgin Quek
-
Patent number: 8264039Abstract: A high-voltage LDMOSFET includes a semiconductor substrate, in which a gate well is formed. A source well and a drain well are formed on either side of the gate well, and include insulating regions within them that do not reach the full depth. An insulating layer is disposed on the substrate, covering the gate well and a portion of the source well and the drain well. A conductive gate is disposed on the insulating layer. Biasing wells are formed adjacent the source well and the drain well. A deep well is formed in the substrate such that it communicates with the biasing wells and the gate well, while extending under the source well and the drain well, such as to avoid them. Biasing contacts at the top of the biasing wells bias the deep well, and therefore also the gate well.Type: GrantFiled: September 28, 2004Date of Patent: September 11, 2012Assignee: Synopsys, Inc.Inventors: Bin Wang, William T. Colleran, Chih-Hsin Wang
-
Publication number: 20120223384Abstract: The present invention discloses a high voltage device and a manufacturing method thereof. The high voltage device includes: a first conductive type substrate in which isolation regions are formed for defining a device region; a gate formed on the first conductive type substrate; a source and a drain formed in the device region and located at both sides of the gate respectively, and doped with second conductive type impurities; a second conductive type well, which is formed in the first conductive type substrate, and surrounds the drain from top view; and a first deep trench isolation structure, which is formed in the first conductive type substrate, and is located in the second conductive type well between the source and the drain from top view, wherein the depth of the first deep trench isolation structure is deeper than the second conductive type well from the cross-sectional view.Type: ApplicationFiled: March 1, 2011Publication date: September 6, 2012Inventors: TSUNG-YI HUANG, Kuo-Hsuan Lo
-
Patent number: 8252652Abstract: A semiconductor structure is provided. A second conductivity type well region is formed on a first conductivity type substrate. A second conductivity type diffused source and second conductivity type diffused drain are formed on the first conductivity type substrate. A gate structure is formed on the second conductivity type well region between the second conductivity type diffused source and the second conductivity type diffused drain. First conductivity type buried rings are arranged in a horizontal direction, and formed in the second conductivity type well region, and divide the second conductivity type well region into an upper drift region and a lower drift region.Type: GrantFiled: March 29, 2010Date of Patent: August 28, 2012Assignee: Vanguard International Semiconductor CorporationInventors: Yih-Jau Chang, Shang-Hui Tu, Gene Sheu, Yi-Fong Chang, Nithin Devarajulu Palavalli
-
Publication number: 20120211833Abstract: A super-junction semiconductor device includes a drift layer including an alternating-conductivity-type layer that includes n-type region and p-type region arranged alternately in parallel to the first major surface of an n-type substrate. These alternating regions extend deep in a direction perpendicular to the first major surface. The first major surface includes a main device region with a gate electrode and a main source electrode and sensing device region with a gate electrode and a sensing source electrode. There is a common drain electrode on the second major surface of the substrate. There is a separation region between the main device region and the sensing device region. It includes an n-type region and p-type regions in the n-type region. The p-type regions are in an electrically floating state in the directions parallel and perpendicular to the first alternating-conductivity-type layer.Type: ApplicationFiled: February 9, 2012Publication date: August 23, 2012Applicant: FUJI ELECTRIC CO., LTD.Inventors: Takahiro TAMURA, Yasuhiko ONISHI
-
Patent number: 8237223Abstract: A semiconductor device including a substrate, an epitaxial layer, a first sinker, a transistor, a diode unit, a first buried layer, and a second buried layer is provided. When the semiconductor device is operated at the high voltage, the highly large substrate current due to the external load is avoided through the diode unit disposed in the semiconductor device of an embodiment consistent with the invention. Furthermore, according to the design of the semiconductor device, the issue of the narrow input voltage range is improved, and interference of the semiconductor device with the other semiconductor devices is prevented.Type: GrantFiled: September 10, 2009Date of Patent: August 7, 2012Assignee: Episil Technologies Inc.Inventors: Shih-Kuei Ma, Ta-Chuan Kuo
-
Patent number: 8232592Abstract: A semiconductor device includes a semiconductor substrate in which a first trench is formed and a second trench is formed at the middle portions of the first trench; and a first ion implantation layer that is formed on the surface of the semiconductor substrate and on the bottom of the first trench, the portions formed on the bottom of the first trench being spaced from each other by the second trench. A gate is formed from the bottom of the both side walls of the first trench to the middle portions thereof; a drift region is formed at both side walls of the first trench over the second trench; and a second ion implantation layer formed on the inner surface of the second trench.Type: GrantFiled: December 9, 2009Date of Patent: July 31, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chul-Jin Yoon
-
Publication number: 20120187484Abstract: A lateral double diffused metal oxide semiconductor (LDMOS) device includes a first buried layer having a second conduction type formed in an epitaxial layer having a first conduction type, a first high-voltage well having the second conduction type formed above one region of the first buried layer, a first drain diffusion region having the first conduction type formed above another region of the first buried layer, a second drain diffusion region having the second conduction type formed in a partial region of the first drain diffusion region, the second drain diffusion region including a gate pattern and a drain region, and a first body having the first conduction type including a source region and having a surface in contact with the second drain diffusion region.Type: ApplicationFiled: August 24, 2011Publication date: July 26, 2012Inventors: Cheol-Ho CHO, Choul-Joo Ko
-
Patent number: 8227854Abstract: A semiconductor device includes: a drift layer having a superjunction structure; a semiconductor base layer selectively formed in a part of one surface of the drift layer; a first RESURF layer formed around a region having the semiconductor base layer formed thereon; a second semiconductor RESURF layer of a conductivity type which is opposite to a conductivity type of the first semiconductor RESURF layer; a first main electrode connected to a first surface of the drift layer; and a second main electrode connected to a second surface of the drift layer. The first RESURF layer is connected to the semiconductor base layer. The second semiconductor RESURF layer is in contact with the first semiconductor RESURF layer.Type: GrantFiled: November 7, 2007Date of Patent: July 24, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Wataru Saito, Masakatsu Takashita, Yasuto Sumi, Masaru Izumisawa, Hiroshi Ohta