With Means (e.g., A Buried Channel Stop Layer) To Prevent Leakage Current Along The Interface Of The Semiconductor Layer And The Insulating Substrate Patents (Class 257/349)
-
Patent number: 7382024Abstract: A P-type metal oxide semiconductor (PMOS) device can include an N-well that does not extend completely throughout the active region of the PMOS device. For example, the PMOS device can be fabricated using a masking step to provide an N-well having an inner perimeter and an outer perimeter. The inner perimeter of the N-well surrounds at least a portion of the active region of the PMOS device. According to an embodiment, the inner perimeter of the N-well surrounds the entire active region. The PMOS device can include a deep N-well in contact with the N-well.Type: GrantFiled: January 3, 2007Date of Patent: June 3, 2008Assignee: Broadcom CorporationInventors: Akira Ito, Henry K Chen
-
Patent number: 7372106Abstract: A semiconductor device comprising electric field relieving regions 8a and 8b for alleviating the electric fields between a source layer 6a and body-source connection layers 7a and 7b formed along borders between the source layer 6a and the body-source connection layers 7a and 7b, and source contacts C1 and C2 for making contact between the source layer 6a and the body-source connection layers 7a and 7b are formed to extend across the electric field relieving regions 8a and 8b, respectively.Type: GrantFiled: September 17, 2004Date of Patent: May 13, 2008Assignee: Seiko Epson CorporationInventor: Teruo Takizawa
-
Patent number: 7358571Abstract: A semiconductor device comprises a semiconductor mesa overlying a dielectric layer, a gate stack formed overlying the semiconductor mesa, and an isolation spacer formed surrounding the semiconductor mesa and filling any undercut region at edges of the semiconductor mesa.Type: GrantFiled: October 20, 2004Date of Patent: April 15, 2008Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chih-Hsin Ko, Wen-Chin Lee, Yee-Chia Yeo, Chung-Hu Ke
-
Patent number: 7358569Abstract: An SOI layer is provided in a buried oxide film and a source and a drain are provided on the upper surface of the SOI layer so that they are kept from contact with the buried oxide film. A depletion layer formed by the source, the drain, and the SOI layer extends to reach the buried oxide film, so parasitic capacitance is reduced. This structure achieves an SOIMOS transistor capable of reducing junction capacitance at low drain voltage.Type: GrantFiled: October 23, 2002Date of Patent: April 15, 2008Assignee: Renesas Technology Corp.Inventors: Takuji Matsumoto, Shigenobu Maeda
-
Patent number: 7355247Abstract: Embodiments of the invention provide substrate with an insulator layer on the substrate. The insulator layer may include diamond-like carbon. A device, such a tri-gate transistor may be formed on the diamond-like carbon layer.Type: GrantFiled: March 3, 2005Date of Patent: April 8, 2008Assignee: Intel CorporationInventors: Mohamad A. Shaheen, Kramadhati V. Ravi
-
Publication number: 20080079076Abstract: A semiconductor device includes a semiconductor substrate having an active region which includes a gate forming zone and an isolation region; an isolation layer formed in the isolation region of the semiconductor substrate to expose side surfaces of a portion of the active region including the gate forming zone, such that the portion of the active region including the gate forming zone constitutes a fin pattern; a silicon epitaxial layer formed on the active region including the fin pattern; and a gate formed to cover the fin pattern on which the silicon epitaxial layer is formed.Type: ApplicationFiled: July 12, 2007Publication date: April 3, 2008Inventors: Dong Sun SHEEN, Sang Tae AHN, Seok Pyo SONG, Hyeon Ju AN
-
Patent number: 7339237Abstract: A power transistor has a semiconductor volume including a plurality of transistor cells connected in parallel, a laterally oriented, highly conductive semiconductor layer buried below the transistor cells in the semiconductor volume, and at least one connection, via which the buried semiconductor layer can be contact-connected from the top side of the power transistor. At least one connection is formed within a trench extending from the top side of the power transistor towards the buried semiconductor layer.Type: GrantFiled: October 28, 2005Date of Patent: March 4, 2008Assignee: Infineon Technologies AGInventor: Thorsten Meyer
-
Patent number: 7335950Abstract: To provide a thin film transistor having a low OFF characteristic and to provide P-channel type and N-channel type thin film transistors where a difference in characteristics of the P-channel type and the N-channel type thin film transistors is corrected, a region 145 having a P-type behavior more potential than that of a drain region 146 is arranged between a channel forming region 134 and the drain region 146 in the P-channel type thin film transistor whereby the P-channel type thin film transistor having the low OFF characteristic can be provided and a low concentration impurity region 136 is arranged between a channel forming region 137 and a drain region 127 in the N-channel type thin film transistor whereby the N-channel type thin film transistor having the low OFF characteristic and where deterioration is restrained can be provided.Type: GrantFiled: October 8, 2004Date of Patent: February 26, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Satoshi Teramoto
-
Patent number: 7332777Abstract: In a method of manufacturing a semiconductor device, an initial structure is provided. The initial structure includes a substrate, a patterned silicon layer, and a covering layer. The substrate has a buried insulator layer formed thereon. The patterned silicon layer is formed on the buried insulator layer. The covering layer is formed on the patterned silicon layer. A first layer is formed on the initial structure. Part of the first layer is removed with an etching process, such that a sidewall portion of the patterned silicon layer is exposed and such that a remaining portion of the first layer remains at a corner where the patterned silicon layer interfaces with the buried insulator layer. An oxide liner is formed on the exposed sidewall portion. A recess may be formed in the buried insulator layer (prior to forming the first layer) and may extend partially beneath the patterned silicon layer.Type: GrantFiled: September 7, 2005Date of Patent: February 19, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuang-Hsin Chen, Hsun-Chih Tsao, Hung-Wei Chen, Di-Hong Lee, Chuan-Ping Hou, Jhi-Cherng Lu
-
Patent number: 7326975Abstract: In a method of manufacturing a buried channel type transistor, a trench is formed at a surface portion of a substrate. A first and a second threshold voltage control regions are formed at portions of the substrate beneath a bottom face of the trench and adjacent to a sidewall of the trench, respectively. A gate electrode filling the trench is formed. Source/drain regions are formed at portions of the substrate adjacent to the sidewall of the gate electrode. Stopper regions are formed at portions of the substrate beneath the source/drain regions and beneath the first and second threshold voltage control regions, respectively. The buried channel type transistor has a high breakdown voltage between the source/drain regions although a threshold voltage thereof is low.Type: GrantFiled: March 31, 2006Date of Patent: February 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Young Kim, Chang-Sub Lee
-
Patent number: 7323753Abstract: To an output of an NMOS having one end connected to a power source, a capacitor and a PMOS are connected. A capacitor is connected to the output of the PMOS. The NMOS and the PMOS are turned on alternately. A pulse is applied to other end of the capacitor which is connected to the output of the NMOS, to shift the output of the NMOS for boosting. Then, a back gate of the NMOS is connected, via a PMOS in an on state, to the power source. With this structure, the PMOS provides a resistor component when the output terminal short-circuits.Type: GrantFiled: August 24, 2004Date of Patent: January 29, 2008Assignee: Sanyo Electric Co. Ltd.Inventors: Kazuo Henmi, Nobuyuki Otaka
-
Patent number: 7323716Abstract: This invention provides a manufacturing method for fabricating on the same substrate both high voltage thin film transistors suitable for driving liquid crystal and low voltage drive high performance thin film transistors. In addition, this invention provides a thin film transistor substrate where the area occupied by a storage capacitor in each pixel is reduced to raise the aperture ratio of the display unit. One aspect of this invention provides a manufacturing method characterized in that the impurity regions of both high voltage thin film transistors and high performance thin film transistors which differ in the thickness of gate insulation are formed by implanting a dopant through the same two-layered film. Another aspect of this invention reduces the area occupied by the drive circuit in the display unit by utilizing an extension of one layer of the insulation film included in each thin film transistor.Type: GrantFiled: January 11, 2005Date of Patent: January 29, 2008Assignee: Hitachi, Ltd.Inventors: Takeshi Satou, Toshihiko Itoga, Takeo Shiba
-
Patent number: 7306998Abstract: A method of forming an abrupt junction device with a semiconductor substrate is provided. A gate dielectric is formed on a semiconductor substrate, and a gate is formed on the gate dielectric. A sidewall spacer is formed on the semiconductor substrate adjacent the gate and the gate dielectric. A thickening layer is formed by selective epitaxial growth on the semiconductor substrate adjacent the sidewall spacer. Raised source/drain dopant implanted regions are formed in at least a portion of the thickening layer. Silicide layers are formed in at least a portion of the raised source/drain dopant implanted regions to form source/drain regions, beneath the silicide layers, that are enriched with dopant from the silicide layers. A dielectric layer is deposited over the silicide layers, and contacts are then formed in the dielectric layer to the silicide layers.Type: GrantFiled: June 7, 2006Date of Patent: December 11, 2007Assignee: Advanced Micro Devices, Inc.Inventor: Witold P. Maszara
-
Patent number: 7301219Abstract: An asymmetrically doped memory cell has first and second N+ doped junctions on a P substrate. A composite charge trapping layer is disposed over the P substrate and between the first and the second N+ doped junctions. A N? doped region is positioned adjacent to the first N+ doped junction and under the composite charge trapping layer. A P? doped region is positioned adjacent to the second N+ doped junction and under the composite charge trapping layer. The asymmetrically doped memory cell will store charges at the end of the composite charge trapping layer that is above the P? doped region. The asymmetrically doped memory cell can function as an electrically erasable programmable read only memory cell, and is capable of multiple level cell operations. A method for making an asymmetrically doped memory cell is also described.Type: GrantFiled: June 6, 2005Date of Patent: November 27, 2007Assignee: Macronix International Co., Ltd.Inventors: Tzu-Hsuan Hsu, Yen-Hao Shih, Ming-Hsiu Lee
-
Patent number: 7288819Abstract: One aspect of the present subject matter relates to a partially depleted silicon-on-insulator structure. The structure includes a well region formed above an oxide insulation layer. In various embodiments, the well region is a multilayer epitaxy that includes a silicon germanium (Si—Ge) layer. In various embodiments, the well region includes a number of recombination centers between the Si—Ge layer and the insulation layer. A source region, a drain region, a gate oxide layer, and a gate are formed. In various embodiments, the Si—Ge layer includes a number of recombination centers in the source/drain regions. In various embodiments, a metal silicide layer and a lateral metal Schottky layer are formed above the well region to contact the source region and the well region. Other aspects are provided herein.Type: GrantFiled: August 25, 2004Date of Patent: October 30, 2007Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Publication number: 20070215946Abstract: A new communications system is described in which the phased array heater used to create an artificial ionized plasma pattern in the atmosphere (AIPA) has an integrated phased array transmitter. By combining these two functions a simplified telecommunications system is created. The new system is called the Integrated Plasma Mirror. Another advantage is that a portion of the telecommunications signal is absorbed in the plasma pattern and contributes to the maintenance power level.Type: ApplicationFiled: March 10, 2007Publication date: September 20, 2007Inventor: Bernard John Eastlund
-
Patent number: 7271442Abstract: An integrated circuit and method of fabrication are provided in which the integrated circuit includes a field effect transistor (FET) having a channel region and source and drain regions adjacent to the channel region. A first stressed region having a first type of stress is provided to underlie the channel region, in which the first type of stress is either compressive type or tensile type. Second stressed regions having a second type of stress are provided to underlie the source and drain regions, in which the second type of stress is an opposite one of the compressive type or tensile type stress of the first stressed region.Type: GrantFiled: January 12, 2005Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Haining S. Yang, Huilong Zhu
-
Patent number: 7271456Abstract: A semiconductor device may include a substrate and a fin shaped semiconductor region on the substrate. The fin shaped semiconductor region may include a channel region and first and second junction regions on opposite sides of the channel region. A gate electrode may be provided on the channel region of the fin shaped semiconductor region, and a stress inducing layer on the fin shaped semiconductor region.Type: GrantFiled: July 26, 2005Date of Patent: September 18, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-woo Oh, Dong-gun Park, Dong-won Kim, Sung-dae Suk
-
Patent number: 7271447Abstract: A semiconductor substrate includes a first semiconductor layer that is formed on a semiconductor base substrate, a second semiconductor layer that is formed on the first semiconductor layer and that has an etching selection ratio smaller than that of the first semiconductor layer, a cavity portion that is formed below the second semiconductor layer by removing a portion of the first semiconductor layer, a thermal oxidation film that is formed on the surface of the second semiconductor layer in the cavity portion, and a buried insulating film that is buried in the cavity portion.Type: GrantFiled: August 26, 2005Date of Patent: September 18, 2007Assignee: Seiko Epson CorporationInventors: Teruo Takizawa, Kei Kanemoto, Juri Kato, Toshiki Hara
-
Patent number: 7262468Abstract: According to one embodiment of the invention, a silicon-on-insulator device includes an insulative layer formed overlying a substrate and a source and drain region formed overlying the insulative layer. The source region and the drain region comprise a material having a first conductivity type. A body region is disposed between the source region and the drain region and overlying the insulative layer. The body region comprises a material having a second conductivity type. A gate insulative layer overlies the body region. This device also includes a gate region overlying the gate insulative layer. The device also includes a diode circuit conductively coupled to the source region and a conductive connection coupling the gate region to the diode circuit.Type: GrantFiled: December 28, 2001Date of Patent: August 28, 2007Assignee: Texas Instruments IncorporatedInventors: James D. Gallia, Srikanth Krishnan, Anand T. Krishnan
-
Patent number: 7262432Abstract: A hydrogenation method that utilizes plasma directly exposes a crystalline semiconductor film to the plasma, and therefore involves the problem that the crystalline semiconductor film is damaged by the ions generated simultaneously in the plasma. If a substrate is heated to 400° C. or above to recover this damage, hydrogen is re-emitted from the crystalline semiconductor film.Type: GrantFiled: December 27, 2004Date of Patent: August 28, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Taketomi Asami, Hidehito Kitakado, Yasuyuki Arai
-
Patent number: 7256456Abstract: A semiconductor IC device includes a base substrate comprising P?-type silicon, a first P+-type silicon layer is provided on the base substrate, and an N+-type silicon layer and a second P+-type silicon layer are provided in the same layer thereon. The impurity concentration of the first P+-type silicon layer and the N+-type silicon layer is higher than that of the base substrate. Also, a buried oxide layer and an SOI layer are provided on the entire upper surface of the N+-type silicon layer and the second P+-type silicon layer. The first P+-type silicon layer is connected to ground potential wiring GND, and the N+-type silicon layer is connected to power-supply potential wiring VDD. Accordingly, a decoupling capacitor, which is connected in parallel to the power supply, is formed between the P+-type silicon layer and the N+-type silicon layer.Type: GrantFiled: December 19, 2003Date of Patent: August 14, 2007Assignee: NEC Electronics CorporationInventors: Hiroaki Ohkubo, Masayuki Furumiya, Ryota Yamamoto, Yasutaka Nakashiba
-
Patent number: 7253520Abstract: A semiconductor device comprises a semiconductor chip which has a first surface, a pad which is formed directly on the first surface, an oxide film which is formed on the first surface, an insulating film which is formed on the oxide film and a part of the pad, a conductive film which is formed on the insulating film and the pad, a sealing material which covers a part of the conductive film and the insulating film and a bump which is formed over the conductive film, wherein the bump is exposed from a surface of the sealing material.Type: GrantFiled: September 15, 2004Date of Patent: August 7, 2007Assignee: Oki Electric Industry Co., Ltd.Inventors: Hideaki Yoshida, Tae Yamane
-
Patent number: 7247569Abstract: The present invention comprises a method for forming an ultra-thin channel MOSFET and the ultra-thin channel MOSFET produced therefrom. Specifically, the method comprises providing an SOI substrate having a buried insulating layer underlying an SOI layer; forming a pad stack atop the SOI layer; forming a block mask having a channel via atop the pad stack; providing a localized oxide region in the SOI layer on top of the buried insulating layer thereby thinning a portion of the SOI layer, the localized oxide region being self-aligned with the channel via; forming a gate in the channel via; removing at least the block mask; and forming source/drain extensions in the SOI layer abutting the thinned portion of the SOI layer. Providing the localized oxide region further comprises implanting oxygen dopant through the channel via into a portion of the SOI layer; and annealing the dopant to create the localized oxide region.Type: GrantFiled: December 2, 2003Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Bruce B. Doris, Meikei Ieong, Devendra K. Sadana
-
Patent number: 7238988Abstract: A silicide film is provided in diffusion regions formed in a semiconductor layer. The silicide film has a thickness substantially same as that of the semiconductor layer. The silicide film has the bottom located in the vicinity of an interface between the insulator film and the semiconductor layer.Type: GrantFiled: December 1, 2004Date of Patent: July 3, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Kazumi Inoh, Takeshi Hamamoto
-
Patent number: 7227246Abstract: An apparatus comprises a first substrate and a second substrate. The first substrate includes an optoelectronic device and a matching circuit. The second substrate includes a driver circuit. A frequency response of the optoelectronic device is changed by the matching circuits. The first substrate is coupled to the second substrate via respective bond pads from the first and second substrates such that the matching circuit is interposed between the optoelectronic device and the driver circuit.Type: GrantFiled: October 30, 2003Date of Patent: June 5, 2007Assignee: Avago Technologies Fiber IP (Singapore) Pte. Ltd.Inventor: Peter Henry Mahowald
-
Patent number: 7221032Abstract: A semiconductor device includes a semiconductor layer formed on a semiconductor substrate via an insulating film and having a projecting shape, a gate electrode formed, via a gate insulating film, on a pair of side surfaces of four side surfaces of the semiconductor layer and a source region and drain region formed on two side surfaces, on which the gate electrode is not formed, of the four side surfaces of the semiconductor layer. A portion of a channel region formed in the semiconductor layer is electrically connected to the gate electrode.Type: GrantFiled: February 4, 2005Date of Patent: May 22, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Masaki Kondo
-
Patent number: 7214987Abstract: According to some embodiments, a semiconductor device includes a lower semiconductor substrate, an upper silicon pattern, and a MOS transistor. The MOS transistor includes a body region formed within the upper silicon pattern and source/drain regions separated by the body region. A buried insulating layer is interposed between the lower semiconductor substrate and the upper silicon pattern. A through plug penetrates the buried insulating layer and electrically connects the body region with the lower semiconductor substrate, the through plug positioned closer to one of the source/drain regions than the other source/drain region. At least some portion of the upper surface of the through plug is positioned outside a depletion layer when a source voltage is applied to the one of the source/drain regions, and the upper surface of the through plug is positioned inside the depletion layer when a drain voltage is applied to the one region.Type: GrantFiled: December 13, 2004Date of Patent: May 8, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Sung-Young Lee, Jeong-Dong Choe
-
Patent number: 7208803Abstract: A method of forming a raised source/drain proximate a spacer of a gate of a transistor on a substrate, and a semiconductor device of an integrated circuit employing the same. In one embodiment, the method includes orienting the gate substantially along a <100> direction of the substrate. The method also includes providing a semiconductor material adjacent the spacer of the gate to form a raised source/drain layer of the raised source/drain oriented substantially along a <100> direction of the substrate.Type: GrantFiled: May 5, 2004Date of Patent: April 24, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Steve Ming Ting
-
Patent number: 7196374Abstract: A semiconductor device includes a substrate and an insulating layer on the substrate. The semiconductor device also includes a fin structure formed on the insulating layer, where the fin structure includes first and second side surfaces, a dielectric layer formed on the first and second side surfaces of the fin structure, a first gate electrode formed adjacent the dielectric layer on the first side surface of the fin structure, a second gate electrode formed adjacent the dielectric layer on the second side surface of the fin structure, and a doped structure formed on an upper surface of the fin structure in the channel region of the semiconductor device.Type: GrantFiled: September 3, 2003Date of Patent: March 27, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Ming-Ren Lin, Bin Yu
-
Low power programming technique for a floating body memory transistor, memory cell, and memory array
Patent number: 7184298Abstract: There are many inventions described and illustrated herein. In one aspect, the present invention is directed to a memory cell, architecture, and/or array and/or technique of writing or programming data into the memory cell (for example, a technique to write or program a logic low or State “0” in a memory cell employing an electrically floating body transistor. In this regard, the present invention programs a logic low or State “0” in the memory cell while the electrically floating body transistor is in the “OFF” state or substantially “OFF” state (for example, when the device has no (or practically no) channel and/or channel current between the source and drain). In this way, the memory cell may be programmed whereby there is little to no current/power consumption by the electrically floating body transistor and/or from memory array having a plurality of electrically floating body transistors.Type: GrantFiled: September 15, 2004Date of Patent: February 27, 2007Assignee: Innovative Silicon S.A.Inventors: Pierre Fazan, Serguei Okhonin -
Patent number: 7180109Abstract: The present invention is a novel field effect transistor having a channel region formed from a narrow bandgap semiconductor film formed on an insulating substrate. A gate dielectric layer is formed on the narrow bandgap semiconductor film. A gate electrode is then formed on the gate dielectric. A pair of source/drain regions formed from a wide bandgap semiconductor film or a metal is formed on opposite sides of the gate electrode and adjacent to the low bandgap semiconductor film.Type: GrantFiled: August 18, 2004Date of Patent: February 20, 2007Assignee: Intel CorporationInventors: Robert S. Chau, Doulgas Barlage, Been-Yih Jin
-
Low power programming technique for a floating body memory transistor, memory cell, and memory array
Patent number: 7177175Abstract: There are many inventions described and illustrated herein. In one aspect, the present invention is directed to a memory cell, architecture, and/or array and/or technique of writing or programming data into the memory cell (for example, a technique to write or program a logic low or State “0” in a memory cell employing an electrically floating body transistor. In this regard, the present invention programs a logic low or State “0” in the memory cell while the electrically floating body transistor is in the “OFF” state or substantially “OFF” state (for example, when the device has no (or practically no) channel and/or channel current between the source and drain). In this way, the memory cell may be programmed whereby there is little to no current/power consumption by the electrically floating body transistor and/or from memory array having a plurality of electrically floating body transistors.Type: GrantFiled: January 17, 2006Date of Patent: February 13, 2007Assignee: Innovative Silicon S.A.Inventors: Pierre Fazan, Serguei Okhonin -
Patent number: 7176527Abstract: A semiconductor device and a method of fabricating the same suppress a substrate floating effect without causing lowering of a degree of integration. The semiconductor device has a Silicon-On-Insulator structure which includes a semiconductor layer formed on an insulator, and has at least one MOSFET element. The MOSFET element includes a source region; a drain region which is opposed to the source region; a body region disposed between the source and drain regions; a gate region positioned on or close to a surface of the body region, so as to form an electrically conducting channel in the body region; and an extracting region being in contact with both of the body region and the source region. The extracting region has a conductivity type which is the same as a conductivity type of the body region and has a concentration higher than that of the body region.Type: GrantFiled: October 10, 2003Date of Patent: February 13, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Fukuda
-
Patent number: 7176525Abstract: A process for producing an adhered SOI substrate without causing cracking and peeling of a single-crystal silicon thin film. The process consists of selectively forming a porous silicon layer in a single-crystal semiconductor substrate, adding hydrogen into the single-crystal semiconductor substrate to form a hydrogen-added layer, adhering the single-crystal semiconductor substrate to a supporting substrate, separating the single-crystal semiconductor substrate at the hydrogen-added layer by thermal annealing, performing thermal annealing again to stabilize the adhering interface, and selectively removing the porous silicon layer to give single-crystal silicon layer divided into islands.Type: GrantFiled: March 10, 2005Date of Patent: February 13, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Takeshi Fukunaga
-
Patent number: 7170109Abstract: A technique enabling to improve element isolation characteristic of a semiconductor device is provided. An element isolation structure is provided in a semiconductor substrate in which a silicon layer, a compound semiconductor layer and a semiconductor layer are laminated in this order. The element isolation structure is composed of a trench, a semiconductor film, and first and second insulating films. The trench extends through the semiconductor layer and extends to the inside of the compound semiconductor layer. The semiconductor film is provided on the surface of the trench, and the first insulating film is provided on the semiconductor film. The second insulting film is provided on the first insulating film and fills the trench.Type: GrantFiled: June 10, 2004Date of Patent: January 30, 2007Assignee: Renesas Technology Corp.Inventors: Kohei Sugihara, Kazunobu Ota, Hidekazu Oda, Takahashi Hayashi
-
Patent number: 7166894Abstract: The present invention relates to a power junction device including a substrate of the SiCOI type with a layer of silicon carbide (16) insulated from a solid carrier (12) by a buried layer of insulant (14), and including at least one Schottky contact between a first metal layer (40) and the surface layer of silicon carbide (16), the first metal layer (30) constituting an anode.Type: GrantFiled: March 12, 2003Date of Patent: January 23, 2007Assignee: Commissariat a l'Energie AtomiqueInventors: François Templier, Thierry Billon, Nicolas Daval
-
Patent number: 7161213Abstract: A P-type metal oxide semiconductor (PMOS) device can include an N-well that does not extend completely throughout the active region of the PMOS device. For example, the PMOS device can be fabricated using a masking step to provide an N-well having an inner perimeter and an outer perimeter. The inner perimeter of the N-well surrounds at least a portion of the active region of the PMOS device. According to an embodiment, the inner perimeter of the N-well surrounds the entire active region. The PMOS device can include a deep N-well in contact with the N-well.Type: GrantFiled: August 5, 2004Date of Patent: January 9, 2007Assignee: Broadcom CorporationInventors: Akira Ito, Henry K. Chen
-
Patent number: 7151303Abstract: A fully-depleted (FD) Silicon-on-Insulator (SOI) MOSFET access transistor comprising a gate electrode of a conductivity type which is opposite the conductivity type of the source/drain regions and a method of fabrication are disclosed.Type: GrantFiled: January 6, 2004Date of Patent: December 19, 2006Assignee: Micron Technology, Inc.Inventors: Hongmei Wang, John K. Zahurak
-
Patent number: 7148543Abstract: A semiconductor chip includes a base substrate, a bulk device region having a bulk growth layer on a part of the base substrate, an SOI device region having a buried insulator on the base substrate and a silicon layer on the buried insulator, and a boundary layer located at the boundary between the bulk device region and the SOI device region. The bulk device region has a first device-fabrication surface in which a bulk device is positioned on the bulk growth layer. The SOI device region has a second device-fabrication surface in which an SOI device is positioned on the silicon layer. The first and second device-fabrication surfaces are positioned at a substantially uniform level.Type: GrantFiled: April 21, 2004Date of Patent: December 12, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamada, Hajime Nagano, Ichiro Mizushima, Tsutomu Sato, Hisato Oyamatsu, Shinichi Nitta
-
Patent number: 7122863Abstract: A semiconductor-on-insulator (SOI) device. The SOI device includes an SOI wafer including an active layer, a substrate and a buried insulation layer disposed therebetween. The buried insulation layer includes an oxide trap region disposed along an upper surface of the buried insulation layer, the oxide trap region having a plurality of oxide traps to promote carrier recombination.Type: GrantFiled: May 7, 2001Date of Patent: October 17, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Dong-Hyuk Ju, William G. En, Srinath Krishnan, Xilin Judy An
-
Patent number: 7118986Abstract: Methods for forming or etching silicon trench isolation (STI) in a silicon-on-insulator (SOI) region and a bulk silicon region, and a semiconductor device so formed, are disclosed. The STI can be etched simultaneously in the SOI and bulk silicon regions by etching to an uppermost silicon layer using an STI mask, conducting a timed etch that etches to a desired depth in the bulk silicon region and stops on a buried insulator of the SOI region, and etching through the buried insulator of the SOI region. The buried insulator etch for this process can be done with little complexity as part of a hardmask removal step. Further, by choosing the same depth for both the bulk and SOI regions, problems with a subsequent CMP process are avoided. The invention also cleans up the boundary between the SOI and bulk regions where silicon nitride residuals may exist.Type: GrantFiled: June 16, 2004Date of Patent: October 10, 2006Assignee: International Business Machines CorporationInventors: Michael D. Steigerwalt, Mahender Kumar, Herbert L. Ho, David M. Dobuzinsky, Johnathan E. Faltermeier, Denise Pendleton
-
Patent number: 7115948Abstract: The invention includes a non-volatile memory cell comprising a field effect transistor construction having a body region within a crystalline material. The body region includes a charge trapping region. The memory cell can be TFT-SOI based, and can be supported by a substrate selected from a diverse assortment of materials. The top portion of the substrate can be a conductive layer separated from the memory device by the SOI-oxide insulator film. The charge trapping region can be, for example, silicon enriched silicon nitride or silicon enriched silicon oxide. The crystalline material can include silicon and germanium. The transistor comprises first and second diffusion regions within the body region, and also comprises a channel region between the first and second diffusion regions. The entirety of the body region within the crystalline material can be within a single crystal of the material.Type: GrantFiled: June 27, 2005Date of Patent: October 3, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7112850Abstract: This invention concerns a non-volatile memory device with a polarizable layer. The apparatus concerns a substrate, a buried oxide layer within the substrate, and a polarizable layer within the substrate. The polarizable layer is formed in a buried oxide layer of a silicon-on-insulator substrate for the fabrication of non-volatile memory. The process of creating the polarizable layer comprises implanting, through the active silicon layer, Si ions into the buried oxide layer at an ion implantation energy selected so that the implanted ion has its peak concentration between 5–50 nm from the silicon/buried oxide interface. The implantation step can occur while externally heating the silicon-on-insulator substrate at a temperature between 25–300 degrees Celsius. An annealing step may be completed to repair any damage the implantation may have created in the silicon-on-insulator substrate.Type: GrantFiled: March 5, 2003Date of Patent: September 26, 2006Assignee: The United States of America as represented by the Secretary of the NavyInventors: Harold L. Hughes, Patrick J. McMarr, Reed K. Lawrence
-
Patent number: 7098512Abstract: Layout patterns for the deep well region to facilitate routing the body-bias voltage in a semiconductor device are provided and described. The layout patterns include a diagonal sub-surface mesh structure, an axial sub-surface mesh structure, a diagonal sub-surface strip structure, and an axial sub-surface strip structure. A particular layout pattern is selected for an area of the semiconductor device according to several factors.Type: GrantFiled: October 10, 2003Date of Patent: August 29, 2006Assignee: Transmeta CorporationInventors: Mike Pelham, James B. Burr
-
Patent number: 7092227Abstract: An electrostatic discharge protection circuit includes a first terminal, a second terminal, an electrostatic discharge device coupled between the first and second terminals, and an active device coupled to the electrostatic discharge device and controlling an electrostatic current through the electrostatic discharge device. The electrostatic discharge device includes at least one of an SCR, an FOD, an active device, a BJT, and an MOS device.Type: GrantFiled: August 29, 2002Date of Patent: August 15, 2006Assignee: Industrial Technology Research InstituteInventors: Ming-Dou Ker, Tang-Kui Tseng, Hsin-Chin Jiang, Chyh-Yih Chang
-
Patent number: 7087965Abstract: Methods of forming a strained Si-containing hybrid substrate are provided as well as the strained Si-containing hybrid substrate formed by the methods. In the methods of the present invention, a strained Si layer is formed overlying a regrown semiconductor material, a second semiconducting layer, or both. In accordance with the present invention, the strained Si layer has the same crystallographic orientation as either the regrown semiconductor layer or the second semiconducting layer. The methods provide a hybrid substrate in which at least one of the device layers includes strained Si.Type: GrantFiled: April 22, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Meikei Ieong, Alexander Reznicek, Devendra K. Sadana, Leathen Shi, Min Yang
-
Patent number: 7081390Abstract: Disclosed are a semiconductor devices and method of fabricating the same. Anti-etch films are formed in the top corners of the device isolation film using a material that has a different etch selectivity ratio from nitride or oxide and is not etched in an oxide gate pre-cleaning process. It is thus possible to prevent formation of a moat at the top corners of the device isolation film and the gate oxide film from being thinly formed, thereby improving reliability and electrical characteristics of the device.Type: GrantFiled: July 8, 2003Date of Patent: July 25, 2006Assignee: Hynix Semiconductor Inc.Inventors: Kwan Yong Lim, Heung Jae Cho, Jung Ho Lee
-
Patent number: 7067881Abstract: A semiconductor device and its manufacturing method are provided which can properly avoid reduction of isolation breakdown voltage without involving adverse effects like an increase in junction capacitance. Impurity-introduced regions (11) are formed after a silicon layer (3) has been thinned through formation of recesses (14). Therefore n-type impurities are not implanted into the portions of the p-type silicon layer (3) that are located between the bottoms of element isolation insulating films (5) and the top surface of a BOX layer (2), which avoids reduction of isolation breakdown voltage. Furthermore, since the impurity-introduced regions (11) are formed to reach the upper surface of the BOX layer (2), the junction capacitance of source/drain regions (12) is not increased.Type: GrantFiled: January 12, 2004Date of Patent: June 27, 2006Assignee: Renesas Technology Corp.Inventors: Takuji Matsumoto, Takashi Ipposhi, Toshiaki Iwamatsu, Yuuichi Hirano
-
Patent number: RE40339Abstract: An SOI chip having an isolation barrier. The SOI chip includes a substrate, an oxide layer deposited on the substrate, and a silicon layer deposited on the oxide layer. A gate is deposited above the silicon layer. A first metal contact is deposited above the gate to form an electrical contact with the gate. Second and third metal contacts are deposited to form electrical contacts with the silicon layer. The isolation barrier extends through the silicon layer and the oxide layer, and partially into the substrate, to block impurities in the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier. The isolation barrier surrounds the gate, the first metal contact, the second metal contact, and the third metal contact—which define an active chip area inside the isolation barrier. A method of manufacturing the SOI chip is also disclosed.Type: GrantFiled: December 3, 2004Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Ronald J. Bolam, Subhash B. Kulkami, Dominic J. Schepis