Insulated Electrode Device Is Combined With Diverse Type Device (e.g., Complementary Mosfets, Fet With Resistor, Etc.) Patents (Class 257/350)
-
Patent number: 7851861Abstract: A device includes an embedded MIM capacitor and a transistor formed in parallel with reduced processing steps and improved device performance in different regions of a substrate. The embedded MIM capacitor has a bottom electrode, an insulator layer, a dielectric film, and a top electrode. The substrate has an insulator region. The bottom electrode, having a first conductor, overlies the insulator region. The insulator layer overlies the substrate and the bottom electrode. The insulator layer has an opening connecting parts of the bottom electrode. The dielectric film lines the opening, and is disposed directly on the bottom electrode and sidewalls of the opening. The top electrode, having a second conductor, overlies the dielectric film in the opening. The dielectric film lines sidewalls and bottom of the top electrode.Type: GrantFiled: January 22, 2007Date of Patent: December 14, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Chi Tu
-
Patent number: 7847353Abstract: Techniques are disclosed that facilitate fabrication of semiconductors including structures and devices of varying thickness. One embodiment provides a method for semiconductor device fabrication that includes thinning a region of a semiconductor wafer upon which the device is to be formed thereby defining a thin region and a thick region of the wafer. The method continues with forming on the thick region one or more photonic devices and/or partially depleted electronic devices, and forming on the thin region one or more fully depleted electronic devices. Another embodiment provides a semiconductor device that includes a semiconductor wafer defining a thin region and a thick region. The device further includes one or more photonic devices and/or partially depleted electronic devices formed on the thick region, and one or more fully depleted electronic devices formed on the thin region. An isolation area can be formed between the thin region and the thick region.Type: GrantFiled: December 5, 2008Date of Patent: December 7, 2010Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Craig M. Hill, Andrew T. Pomerene, Daniel N. Carothers, Timothy J. Conway, Vu A. Vu
-
Patent number: 7842568Abstract: A lateral power semiconductor device has a substrate and an isolation layer formed over the substrate for reducing minority carrier storage in the substrate. A well region is formed over the isolation layer. A source region, drain region, and channel region are formed in the well. A first region is formed on a surface of the lateral power semiconductor device adjacent to the source region. The lateral power semiconductor device has a body diode between the first region and drain region. The isolation layer confines the minority carrier charge from the body diode to a depth of less than 20 ?m from the surface of the lateral power semiconductor device. In one embodiment, the isolation layer is a buried oxide layer and the substrate is an n-type or p-type handle wafer. Alternatively, the isolation layer is an epitaxial layer and the substrate is made with N+ or P+ semiconductor material.Type: GrantFiled: June 28, 2007Date of Patent: November 30, 2010Assignee: Great Wall Semiconductor CorporationInventors: Samuel J. Anderson, David N. Okada
-
Patent number: 7843013Abstract: A semiconductor device includes: an isolation region formed in a semiconductor substrate; active regions surrounded by the isolation region and including p-type and n-type regions, respectively; an NMOS transistor formed in the active region including the p-type region and including an n-type gate electrode; a PMOS transistor formed in the active region including the n-type region and including a p-type gate electrode; and a p-type resistor formed on the isolation region. The p-type resistor has an internal stress greater than that of the p-type gate electrode.Type: GrantFiled: June 18, 2008Date of Patent: November 30, 2010Assignee: Panasonic CorporationInventors: Ryo Nakagawa, Takayuki Yamada
-
Patent number: 7843007Abstract: A method is disclosed to reduce parasitic capacitance in a metal high dielectric constant (MHK) transistor. The method includes forming a MHK gate stack upon a substrate, the MHK gate stack having a bottom layer of high dielectric constant material, a middle layer of metal, and a top layer of one of amorphous silicon or polycrystalline silicon. The method further forms a depleted sidewall layer on sidewalls of the MHK gate stack so as to overlie the middle layer and the top layer, and not the bottom layer. The depleted sidewall layer is one of amorphous silicon or polycrystalline silicon. The method further forms an offset spacer layer over the depleted sidewall layer and over exposed surfaces of the bottom layer.Type: GrantFiled: August 12, 2009Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Leland Chang, Isaac Lauer, Renee T. Mo, Jeffrey W. Sleight
-
Patent number: 7843006Abstract: A semiconductor component arrangement includes a power transistor and a temperature measurement circuit. The power transistor includes a gate electrode, a source zone, a drain zone and a body zone. The body zone is arranged in a first semiconductor zone of a first conduction type. The temperature measuring circuit comprises a temperature-dependent resistor and an evaluation circuit coupled to the temperature-dependent resistor. The resistor is formed by a portion of said first semiconductor zone.Type: GrantFiled: February 1, 2007Date of Patent: November 30, 2010Assignee: Infineon Technologies AGInventors: Rainald Sander, Markus Zundel
-
Patent number: 7842970Abstract: An electrostatic discharge (ESD) protective device structure is disclosed. The ESD protection device includes: at least a first conductive type metal-oxide semiconductor (MOS), in which the drain and source of the first conductive type MOS are electrically connected to a first power terminal and a second power terminal separately; at least a second conductive type diffusion region; and at least a dummy gate disposed between the first conductive type MOS and the second conductive type diffusion region, wherein the gate length of the dummy gate is less than the gate length of the first conductive type MOS gate, such that the junction between the second conductive type diffusion region and the drain of the first conductive type MOS have a low breakdown voltage.Type: GrantFiled: February 4, 2009Date of Patent: November 30, 2010Assignee: United Microelectronics Corp.Inventor: Ching-Hung Kao
-
Patent number: 7838932Abstract: An embedded silicon carbon (Si:C) having a substitutional carbon content in excess of one percent in order to effectively increase electron mobility by application of tension to a channel region of an NFET is achieved by overfilling a gap or trench formed by transistor gate structures with Si:C and polishing an etching the Si:C to or below a surface of a raised gate structure in a super-Damascene process, leaving Si:C only in selected regions above the transistor source and drain, even though processes capable of depositing Si:C with sufficiently high substitutional carbon content are inherently non-selective.Type: GrantFiled: February 8, 2008Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Ashima B. Chakravarti, Dureseti Chidambarrao, Judson R. Holt, Yaocheng Liu, Kern Rim
-
Patent number: 7838936Abstract: An active matrix substrate includes a glass substrate, a driver portion formed on the glass substrate in a protruding state, a stepped portion formed along a surface of the driver portion and a surface of the glass substrate, an insulating reentrant-angle compensating film formed on a surface of the stepped portion, for compensating for at least a part of a reentrant-angle shape of the stepped portion, and a wiring layer formed along a surface of the reentrant-angle compensating film and connected to the driver portion.Type: GrantFiled: March 9, 2006Date of Patent: November 23, 2010Assignee: Sharp Kabushiki KaishaInventors: Kazuhide Tomiyasu, Yutaka Takafuji, Masao Moriguchi
-
Patent number: 7829948Abstract: A nonvolatile semiconductor memory according to an aspect of the invention comprises a semiconductor substrate which has an SOI region and an epitaxial region at its surface, a buried oxide film arranged on the semiconductor substrate in the SOI region, an SOI layer arranged on the buried oxide film, a plurality of memory cells arranged on the SOI layer, an epitaxial layer arranged in the epitaxial region, and a select gate transistor arranged on the epitaxial layer, wherein the SOI layer is made of a microcrystalline layer.Type: GrantFiled: December 21, 2007Date of Patent: November 9, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Ichiro Mizushima, Makoto Mizukami
-
Patent number: 7825471Abstract: A semiconductor memory device includes a first well region of a first conductivity type, first and second SRAM cells adjacently arranged to each other, the first and second SRAM cells each including at least a first transfer transistor and a drive transistor formed on the first well, the first transfer transistor and the drive transistor being coupled in series between a bit line and a power source line, and a first diffusion region of the first conductivity type arranged between the drive transistor of the first SRAM cell and the drive transistor of the second SRAM cell, to apply a first well potential to the first well.Type: GrantFiled: July 24, 2008Date of Patent: November 2, 2010Assignee: NEC Electronics CorporationInventor: Shinobu Asayama
-
Patent number: 7821083Abstract: A semiconductor device includes a structure of a gate electrode/a high-k dielectric insulating film containing aluminum and having a dielectric constant greater than that of a silicon oxide film/the silicon oxide film/a silicon substrate, and is provided with a diffusion layer formed by diffusing an aluminum atom or an aluminum ion to the silicon oxide film or an interface between the silicon oxide film and the silicon substrate by a heat treatment. A laminated film or a mixed film of hafnium oxide and aluminum oxide having a ratio of hafnium and aluminum ranging from about 2:8 to 8:2 is used as the high-k dielectric film. The heat treatment is performed at any temperature from about 500 to 1000° C. for any period of time from about 1 to 100 seconds.Type: GrantFiled: June 12, 2008Date of Patent: October 26, 2010Assignee: Tokyo Electron LimitedInventors: Wenwu Wang, Wataru Mizubayashi, Koji Akiyama
-
Patent number: 7821076Abstract: There is provided a technology which allows improvements in manufacturing yield and product reliability in a semiconductor device having a triple well structure. A shallow p-type well is formed in a region different from respective regions in a p-type substrate where a deep n-type well, a shallow p-type well, and a shallow n-type well are formed. A p-type diffusion tap formed in the shallow p-type well is wired to a p-type diffusion tap formed in a shallow n-type well in the deep n-type well using an interconnection in a second layer. The respective gate electrodes of an nMIS and a pMIS each formed in the deep n-type well are coupled to the respective drain electrodes of an nMIS and a pMIS each formed in the substrate using an interconnection in a second or higher order layer.Type: GrantFiled: April 12, 2009Date of Patent: October 26, 2010Assignee: Renesas Electronics CorporationInventors: Naozumi Morino, Atsushi Hiraiwa, Kazutoshi Oku, Toshiaki Ito, Motoshige Igarashi, Takayuki Sasaki, Masao Sugiyama, Hiroshi Yanagita, Shinichi Watarai
-
Patent number: 7821069Abstract: A semiconductor device includes: n transistor elements; n resistive elements; and n capacitive elements, each kind of elements coupled in series between the first and second terminals. The gate of each transistor element has a gate pad, and each transistor element includes transistor pads disposed on both sides. Each resistive element includes resistive pads disposed on both sides. Each capacitive element includes capacitive pads disposed on both sides. The gate pad other than the first stage transistor element, a corresponding resistive pad, and a corresponding capacitive pad are electrically coupled. One transistor pad, one resistive pad, and one capacitive pad in the first stage are electrically coupled. One transistor pad, one resistive pad, and one capacitive pad in the n-th stage are electrically coupled.Type: GrantFiled: January 22, 2008Date of Patent: October 26, 2010Assignee: DENSO CORPORATIONInventors: Satoshi Shiraki, Hiroyuki Ban, Akira Yamada
-
Publication number: 20100264497Abstract: Multiple threshold voltage (Vt) field-effect transistor (FET) devices and techniques for the fabrication thereof are provided. In one aspect, a FET device is provided including a source region; a drain region; at least one channel interconnecting the source and drain regions; and a gate, surrounding at least a portion of the channel, configured to have multiple threshold voltages due to the selective placement of at least one band edge metal throughout the gate.Type: ApplicationFiled: April 21, 2009Publication date: October 21, 2010Applicant: International Business Machines CorporationInventors: Josephine B. Chang, Leland Chang, Renee T. Mo, Vijay Narayanan, Jeffrey W. Sleight
-
Patent number: 7816740Abstract: An integrated circuit (IC) includes a memory cell having source/drain regions for defining source/drains of a first pull-up or pull-down (PU/PD) transistor for a first storage node, a second PU/PD transistor for a second storage node, and driver, cell pass, and buffer pass transistors. The memory cell includes a first gate electrode region for the first PU/PD and driver transistors, a second gate electrode region for the cell pass and buffer pass transistors, and a third gate electrode region for the second PU/PD transistor. The third gate electrode region and the cell pass transistor are coupled to the first storage node and the first gate electrode region is coupled to the second storage node. The buffer pass and driver transistors are coupled to a source/drain path of the cell pass transistor and the buffer pass transistor is coupled between a bitline (BL) node and the driver transistor.Type: GrantFiled: September 12, 2008Date of Patent: October 19, 2010Assignee: Texas Instruments IncorporatedInventors: Theodore Warren Houston, Xiaowei Deng
-
Patent number: 7816735Abstract: Integrated circuit devices are provided including a first single-crystalline layer and an insulating layer pattern on the first single-crystalline layer. The insulating layer pattern has an opening therein that partially exposes the first single-crystalline layer. A seed layer is in the opening. A second single-crystalline layer is on the insulating layer pattern and the seed layer. The second single-crystalline layer has a crystalline structure substantially the same as that of the seed layer. A transcription-preventing pattern is on the second single-crystalline layer and a third single-crystalline layer on the transcription-preventing pattern and the second single-crystalline layer. The transcription-preventing pattern is configured to limit transcription of defective portions in the second single-crystalline layer into the third single-crystalline layer.Type: GrantFiled: October 12, 2007Date of Patent: October 19, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Pil-Kyu Kang, Yong-Hoon Son, Si-Young Choi, Jong-Wook Lee, Byeong-Chan Lee, InSoo Jung
-
Publication number: 20100258872Abstract: A technique to be applied to a semiconductor device for achieving low power consumption by improving a shape at a boundary portion of a shallow trench and an SOI layer of an SOI substrate. A position (SOI edge) at which a main surface of a silicon substrate and a line extended along a side surface of an SOI layer are crossed is recessed away from a shallow-trench isolation more than a position (STI edge) at which a line extended along a sidewall of a shallow trench and a line extended along the main surface of the silicon substrate are crossed, and a corner of the silicon substrate at the STI edge has a curved surface.Type: ApplicationFiled: April 8, 2010Publication date: October 14, 2010Inventors: Nobuyuki SUGII, Ryuta TSUCHIYA, Shinichiro KIMURA, Takashi ISHIGAKI, Yusuke MORITA, Hiroyuki YOSHIMOTO
-
Patent number: 7812379Abstract: Silicon on insulator (SOI) devices and methods for fabricating the same are provided. An exemplary embodiment of a SOI device comprises a substrate. A first insulating layer is formed over the substrate. A plurality of semiconductor islands is formed over the first insulating layer, wherein the semiconductor islands are isolated from each other. A second insulating layer is formed over the first insulating layer, protruding over the semiconductor islands and surrounding thereof. At least one recess is formed in a portion of the second insulating layer adjacent to a pair of the semiconductor islands. A first dielectric layer is formed on a portion of each of the semiconductor islands. A conductive layer is formed over the first dielectric layer and over the second insulating layer exposed by the recess. A pair of source/drain regions is oppositely formed in portions of each of the semiconductor islands not covered by the first dielectric layer and the conductive layer.Type: GrantFiled: May 19, 2009Date of Patent: October 12, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Long Cheng, Kong-Beng Thei, Sheng-Chen Chung, Tzung-Chi Lee, Harry Chuang
-
Patent number: 7812351Abstract: A semiconductor thin film is formed having a lateral growth region which is a collection of columnar or needle-like crystals extending generally parallel with a substrate. The semiconductor thin film is illuminated with laser light or strong light having equivalent energy. As a result, adjacent columnar or needle-like crystals are joined together to form a region having substantially no grain boundaries, i.e., a monodomain region which can substantially be regarded as a single crystal. A semiconductor device is formed by using the monodomain region as an active layer.Type: GrantFiled: May 16, 2008Date of Patent: October 12, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Akiharu Miyanaga, Jun Koyama, Takeshi Fukunaga
-
Patent number: 7812352Abstract: A TFT array substrate is disclosed. In the pixel structure of the TFT array substrate, patterned transparent conductive layers are disposed under a first metal layer (M1) and a second metal layer (M2) and most areas of the M1 and M2 are substituted by the patterned transparent conductive layers. So, the pixel structure has high aperture ratio and large storage capacitance. Besides, a scan bonding pad on the TFT array substrate includes a first patterned transparent conductive layer (T1), the M1 and a third patterned transparent conductive layer (T3). The M1 is disposed on the T1, and the T3 is electrically connected to the T1 via a contact hole in the M1. So, the contact resistance of the scan bonding pad is small. The data bonding pad on the TFT array substrate has similar design. Moreover, fabricating methods of TFT array substrates are also provided.Type: GrantFiled: March 3, 2009Date of Patent: October 12, 2010Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Yao-Hong Chien, Chih-Chieh Wang, Xuan-Yu Liu, Li-Shan Chen
-
Patent number: 7803687Abstract: A method for forming a thin film resistor includes providing a substrate having a transistor region and a thin film resistor region defined thereon, sequentially forming a dielectric layer, a metal layer and a first hard mask layer on the substrate, patterning the first hard mask layer to form at least a thin film resistor pattern in the thin film resistor region, sequentially forming a polysilicon layer and a second hard mask layer on the substrate, patterning the second hard mask layer to form at least a gate pattern in the transistor region, and performing an etching process to form a gate and a thin film resistor respectively in the transistor region and the thin film resistor region.Type: GrantFiled: October 17, 2008Date of Patent: September 28, 2010Assignee: United Microelectronics Corp.Inventors: Kai-Ling Chiu, Chih-Yu Tseng, Victor-Chiang Liang, You-Ren Liu, Chih-Chen Hsueh
-
Patent number: 7804133Abstract: Semiconductor storage devices in which a plurality of semiconductor element devices having different functions are disposed in the appropriate region of the partial SOI substrate and the interface between each gate insulator and each gate electrode is formed to be the same level, and manufacturing methods thereof are disclosed. According to one aspect, there is provided a semiconductor storage device includes a first semiconductor region provided in a semiconductor substrate including a buried insulator having opening portions, a second semiconductor region without including buried insulator, a plurality of first semiconductor element devices disposed above the buried insulator, a plurality of second semiconductor element devices each disposed in a region including a region above the opening portion of the buried insulator, and a plurality of third semiconductor element devices disposed in the second semiconductor region.Type: GrantFiled: January 30, 2008Date of Patent: September 28, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Murata, Makoto Mizukami, Fumitaka Arai
-
Patent number: 7804132Abstract: A gate electrode is provided such that both ends thereof in a gate width direction are projected from an active region in plane view. Partial trench isolation insulation films are provided in a surface of an SOI substrate corresponding to lower parts of the both ends, and body contact regions are provided in the surface of the SOI substrate outside the both ends of the gate electrode in the gate width direction so as to be adjacent to the respective partial trench isolation insulation films. The body contact region and a body region are electrically connected through an SOI layer (well region) under the partial trench isolation insulation film. In addition, a source tie region in which P type impurity is doped in a relatively high concentration is provided in the surface of a source region in the vicinity of the center of the gate electrode in the gate width direction.Type: GrantFiled: April 10, 2007Date of Patent: September 28, 2010Assignee: Renesas Technology Corp.Inventor: Yuichi Hirano
-
Patent number: 7804134Abstract: A MOSFET on SOI device includes an upper region having at least one first MOSFET type semi-conductor device formed on a first semi-conductor layer stacked on a first dielectric layer, a first conductive layer and a first portion of a second semi-conductor layer. A lower region includes at least one second MOSFET type semi-conductor device formed on a second portion of the second semi-conductor layer, a gate of the second semi-conductor device being formed by at least one conductive portion. The second semi-conductor layer is arranged on a second dielectric layer stacked on a second conductive layer.Type: GrantFiled: January 18, 2008Date of Patent: September 28, 2010Assignees: STMicroelectronics (Crolles 2) SAS, Commissariat a l'Energie AtomiqueInventors: Philippe Coronel, Claire Fenouillet-Beranger
-
Patent number: 7804092Abstract: An active-matrix-drive LCD includes a TFT substrate, on which a TFT is formed. The TFT includes a gate electrode layer, a gate insulating film, a patterned semiconductor layer, and a source/drain electrode layer, which are consecutively formed on an insulating substrate of the TFT substrate. The gate electrode layer has a thickness smaller than a thickness of the gate insulating film.Type: GrantFiled: July 9, 2008Date of Patent: September 28, 2010Assignee: NEC CorporationInventor: Satoshi Doi
-
Publication number: 20100230756Abstract: A semiconductor device is provided which comprises a semiconductor layer (109), a dielectric layer (111), first and second gate electrodes (129, 131) having first and second respective work functions associated therewith, and a layer of hafnium oxide (113) disposed between said dielectric layer and said first and second gate electrodes.Type: ApplicationFiled: December 18, 2009Publication date: September 16, 2010Inventors: Voon-Yew Thean, Marc Rossow, Gregory S. Spencer, Tab A. Stephens, Dina H. Triyoso, Victor H. Vartanian
-
Patent number: 7795681Abstract: A lateral MOSFET formed in a substrate of a first conductivity type includes a gate formed atop a gate dielectric layer over a surface of the substrate, a drain region of a second conductivity type, a source region of a second conductivity type, and a body region of the first conductivity type which extends under the gate. The body region may have a non-monotonic vertical doping profile with a portion located deeper in the substrate having a higher doping concentration than a portion located shallower in the substrate. The lateral MOSFET may be drain-centric, with the source region and an optional dielectric-filled trench surrounding the drain region.Type: GrantFiled: December 17, 2007Date of Patent: September 14, 2010Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan
-
Patent number: 7791897Abstract: A multi-layer imbedded capacitance and resistance substrate core. At least one layer of resistance material is provided. The layer of resistance material has a layer of electrically conductive material embedded therein. At least one layer of capacitance material of high dielectric constant is disposed on the layer of resistance material. Thru-holes are formed by laser.Type: GrantFiled: September 9, 2008Date of Patent: September 7, 2010Assignee: Endicott Interconnect Technologies, Inc.Inventors: Rabindra N. Das, John M. Lauffer, Irving Memis, Steven G. Rosser
-
Patent number: 7791075Abstract: A display device including a thin film transistor with high electric characteristics and high reliability, and a method for manufacturing the display device in high yield are proposed. In a display device including a channel stop thin film transistor with an inverted-staggered structure, the channel stop thin film transistor with the inverted-staggered structure includes a microcrystalline semiconductor film including a channel formation region. An impurity region including an impurity element imparting one conductivity type is formed as selected in a region in the channel formation region of the microcrystalline semiconductor film which does not overlap with a source electrode or a drain electrode. In the channel formation region, a non-doped region, to which the impurity element imparting one conductivity type is not added, is formed between the impurity region, which is a doped region to which the impurity element is added, and the source region or the drain region.Type: GrantFiled: August 29, 2008Date of Patent: September 7, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Kobayashi, Ikuko Kawamata
-
Patent number: 7781837Abstract: A method for forming a pattern of a stacked film, includes steps (a) to (e). The step (a) is forming sequentially a first base insulating film and a light shielding material on a transparent substrate. The step (b) is patterning the light shielding material to obtain a light shielding film with a first pattern. The step (c) is forming sequentially a second base insulating film, a semiconductor film and a first oxide film on a substrate. The step (d) is forming a resist pattern with a second pattern on the first oxide film. The step (e) is forming a pattern of a stacked film by dry etching the first oxide film and the semiconductor film, above the light shielding film. The stacked film includes the semiconductor film and the first oxide film. The dry etching includes an etching by using an etching gas and the resist pattern as a mask. The semiconductor film includes a taper angle which is controlled to be within predetermined range.Type: GrantFiled: October 23, 2007Date of Patent: August 24, 2010Assignee: NEC CorporationInventors: Nobuya Seko, Hitoshi Shiraishi, Kenichi Hayashi, Naoto Hirano, Atsushi Yamamoto
-
Patent number: 7781283Abstract: A method of manufacturing a dynamic random access memory cell includes: forming a substrate having an insulating region over a conductive region; forming a fin of a fin-type field effect transistor (FinFET) device over the insulating region; forming a storage capacitor at a first end of the fin; and forming a back-gate at a lateral side of the fin. The back-gate is in electrical contact with the conductive region and is structured and arranged to influence a threshold voltage of the fin.Type: GrantFiled: August 15, 2008Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7781839Abstract: A semiconductor device (10) comprising a substrate (12) and an oxide layer (14) formed over the substrate is provided. The semiconductor device further includes a first semiconductor layer (16) having a first lattice constant formed directly over the oxide layer. The semiconductor device further includes a second semiconductor layer (26) having a second lattice constant formed directly over the first semiconductor layer, wherein the second lattice constant is different from the first lattice constant.Type: GrantFiled: March 30, 2007Date of Patent: August 24, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Voon-Yew Thean, Bich-Yen Nguyen
-
Publication number: 20100200918Abstract: A CMOS memory element comprising silicon-on-insulator MOSFET transistors is disclosed wherein at least one of the MOSFET transistors is configured such that the body of the transistor is not connected to a voltage source and is instead permitted to electrically float. Implementations of the disclosed memory element with increased immunity to errors caused by heavy ion radiation are also disclosed.Type: ApplicationFiled: February 10, 2009Publication date: August 12, 2010Applicant: Honeywell International Inc.Inventors: Bradley J. Larsen, Todd A. Randazzo, Cheisan Yue
-
Patent number: 7772648Abstract: The present invention includes a silicon-on-insulator (SOI) wafer that enhances certain performance parameters by increasing silicon device layer and insulator layer thicknesses and increasing silicon handle wafer resistivity. By increasing the silicon device layer thickness, effects of the floating body problem may be significantly reduced. By increasing the insulator layer thickness and the silicon handle wafer resistivity, influences from the silicon handle wafer on devices formed using the silicon device layer may be significantly reduced. As a result, standard tools, methods, and processes may be used.Type: GrantFiled: September 12, 2007Date of Patent: August 10, 2010Assignee: RF Micro Devices, Inc.Inventors: Tony Ivanov, Julio Costa, Michael Carroll, Thomas Gregory McKay, Christian Rye Iversen
-
Patent number: 7772060Abstract: A method of fabricating an integrated BiCMOS circuit is provided, the circuit including bipolar transistors 10 and CMOS transistors 12 on a substrate. The method comprises the step of forming an epitaxial layer 28 to form a channel region of a MOS transistor and a base region of a bipolar transistor. Growing of the epitaxial layer includes growing a first sublayer of silicon 28a, a first sublayer of silicon-germanium 28b onto the first sublayer of silicon, a second sublayer of silicon 28c onto the first sublayer of silicon-germanium, and a second sublayer of silicon-germanium 28d onto the second sublayer of silicon. Furthermore, an integrated BiCMOS circuit is provided, which includes an epitaxial layer 28 as described above.Type: GrantFiled: June 11, 2007Date of Patent: August 10, 2010Assignee: Texas Instruments Deutschland GmbHInventors: Reiner Jumpertz, Klaus Schimpf
-
Patent number: 7768009Abstract: A display device including a thin film transistor with high electric characteristics and high reliability, and a method for manufacturing the display device with high mass-productivity. In a display device including an inverted-staggered channel-stop-type thin film transistor, the inverted-staggered channel-stop-type thin film transistor includes a microcrystalline semiconductor film including a channel formation region, and an impurity region containing an impurity element of one conductivity type is selectively provided in a region which is not overlapped with source and drain electrodes, in the channel formation region of the microcrystalline semiconductor film.Type: GrantFiled: August 22, 2008Date of Patent: August 3, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Kobayashi, Ikuko Kawamata, Koji Dairiki, Shigeki Komori, Toshiyuki Isa, Shunpei Yamazaki
-
Publication number: 20100187607Abstract: A semiconductor wafer structure for manufacturing integrated circuit devices includes a bulk substrate; a lower insulating layer formed on the bulk substrate, the lower insulating layer formed from a pair of separate insulation layers having a bonding interface therebetween; an electrically conductive layer formed on the lower insulating layer, the electrically conductive layer further having one or more shallow trench isolation (STI) regions formed therein; an etch stop layer formed on the electrically conductive layer and the one or more STI regions; an upper insulating layer formed on the etch stop layer; and a semiconductor layer formed on the upper insulating layer. A subsequent active area level STI scheme, in conjunction with front gate formation over the semiconductor layer, is also disclosed.Type: ApplicationFiled: March 31, 2010Publication date: July 29, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert H. Dennard, David R. Greenberg, Amlan Majumdar, Leathen Shi, Jeng-Bang Yau
-
Patent number: 7763915Abstract: The three-dimensional integrated CMOS circuit is formed in a hybrid substrate. n-MOS type transistors are formed, at a bottom level, in a first semi-conducting layer of silicon having a (100) orientation, which layer may be tension strained. p-MOS transistors are formed, at a top level, in a preferably monocrystalline and compression strained second semi-conducting layer of germanium having a (110) orientation. The second semi-conducting layer is transferred onto a first block in which the n-MOS transistors were previously formed, and the p-MOS transistors are then formed.Type: GrantFiled: January 18, 2007Date of Patent: July 27, 2010Assignee: Commissariat a l'Energie AtomiqueInventors: Jean-Pierre Joly, Olivier Faynot, Laurent Clavelier
-
Publication number: 20100181620Abstract: A method of fabricating a memory device is provided that may begin with forming a layered gate stack overlying a semiconductor substrate and patterning a metal electrode layer stopping on the high-k gate dielectric layer of the layered gate stack to provide a first metal gate electrode and a second metal gate electrode on the semiconductor substrate. In a next process sequence, at least one spacer is formed on the first metal gate electrode overlying a portion of the high-k gate dielectric layer, wherein a remaining portion of the high-k gate dielectric is exposed. The remaining portion of the high-k gate dielectric layer is etched to provide a first high-k gate dielectric having a portion that extends beyond a sidewall of the first metal gate electrode and a second high-k gate dielectric having an edge that is aligned to a sidewall of the second metal gate electrode.Type: ApplicationFiled: January 19, 2009Publication date: July 22, 2010Applicant: International Business Machines CorporationInventors: Roger A. Booth, JR., Kangguo Cheng, Chandrasekharan Kothandaraman, Chengwen Pei
-
Patent number: 7759735Abstract: According to one feature of the invention, a region of an insulating film surface at least overlapped with a part of a gate electrode or wiring is coated with an organic agent; a fluid in which conductive fine particles are dispersed in an organic solvent is discharged by a droplet discharging method in the insulating film surface ranging from a region where the organic agent is coated and left to a region where the organic agent is not coated. The organic agent is coated to improve wettability of the fluid in the insulating film surface, and one of each ends of the source electrode and the drain electrode adjacent to each other by interposing the curve therebetween is formed by being curved in a concave and the other end is formed by being curved in a convex.Type: GrantFiled: August 3, 2005Date of Patent: July 20, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shinji Maekawa
-
Patent number: 7759744Abstract: A semiconductor device 100 includes a silicon substrate 102, an N-type MOSFET 118 including a first high dielectric constant film 111 and a polycrystalline silicon film 114 on the silicon substrate 102, and a P-type MOSFET 120 including a second high dielectric constant film 12 and a polycrystalline silicon film 114 juxtaposed to N-type MOSFET 118 on the silicon substrate 102. The second high dielectric constant film 112 is formed to have the film thickness thinner than the film thickness of the first high dielectric constant film 111. The first high dielectric constant film 111 and the second high dielectric constant film 112 contains one or more element(s) selected from Hf and Zr.Type: GrantFiled: May 16, 2005Date of Patent: July 20, 2010Assignees: NEC Electronics Corporation, NEC CorporationInventors: Naohiko Kimizuka, Kiyotaka Imai, Yuri Masuoka, Toshiyuki Iwamoto, Motofumi Saitoh, Hirohito Watanabe, Masayuki Terai
-
Patent number: 7759738Abstract: A gate line includes a first seed layer formed on a base substrate and a first metal layer formed on the first seed layer. A first insulation layer is formed on the base substrate. A second insulation layer is formed on the base substrate. Here, a line trench is formed through the second insulation layer in a direction crossing the gate line. A data line includes a second seed layer formed below the line trench and a second metal layer formed in the line trench. A pixel electrode is formed in a pixel area of the base substrate. Therefore, a trench of a predetermined depth is formed using an insulation layer and a metal layer is formed through a plating method, so that a metal line having a sufficient thickness may be formed.Type: GrantFiled: November 12, 2008Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Soo Kim, Hong-Long Ning, Bong-Kyun Kim, Hong-Sick Park, Shi-Yul Kim, Chang-Oh Jeong, Sang-Gab Kim, Jae-Hyoung Youn, Woo-Geun Lee, Yang-Ho Bae, Pil-Sang Yun, Jong-Hyun Choung, Sun-Young Hong, Ki-Won Kim, Byeong-Jin Lee, Young-Wook Lee, Jong-In Kim, Byeong-Beom Kim, Nam-Seok Suh
-
Publication number: 20100176451Abstract: A memory device includes an insulation layer, an active pattern, a gate insulation layer and a gate electrode. The insulation layer is formed on a substrate. The active pattern is formed on the insulation layer, and includes two protrusions and a recess between the protrusions. The active pattern includes a first impurity region and a second impurity region at upper portions of the protrusions distal from the substrate, respectively, and a base region at the other portions serving as a floating body for storing data. The gate insulation layer is formed on a surface of the active pattern. The gate electrode is formed on the gate insulation layer, and surrounds a lower portion of the active pattern and partially fills the recess.Type: ApplicationFiled: January 6, 2010Publication date: July 15, 2010Inventors: Hoon Jeong, Yong-Chul Oh, Sung-In Hong, Sung-Hwan Kim, Yong-Lack Choi, Ho-Ju Song
-
Patent number: 7755140Abstract: A SOI device features a conductive pathway between active SOI devices and a bulk SOI substrate. The conductive pathway provides the ability to sink plasma-induced process charges into a bulk substrate in the event of process charging, such as interlayer dielectric deposition in a plasma environment, plasma etch deposition, or other fabrication provides. A method is also disclosed which includes dissipating electrostatic and process charges from a top of a SOI device to the bottom of the device. The top and bottom of the SOI device may characterize a region of active devices and a semiconductor method respectively. The method further includes a single masking step to create seed regions for an epitaxial-silicon pathway.Type: GrantFiled: November 3, 2006Date of Patent: July 13, 2010Assignee: Intel CorporationInventors: Sangwoo Pae, Jose Maiz
-
Patent number: 7750404Abstract: According to an aspect of the present invention, there is provided a semiconductor device including an insulated gate field effect transistor including a gate electrode film formed, via a gate insulating film, on a semiconductor film formed on a support substrate via an insulating film, and a source region and drain region formed in the semiconductor film to sandwich the gate electrode film in a gate length direction, a support substrate contact including a polysilicon film formed on a first opening via a silicon oxide film, the first opening extending through the semiconductor film and the insulating film and reaching the support substrate, an interlayer dielectric film formed on the semiconductor film and the support substrate contact, and an interconnection connected to the polysilicon film via a conductive material, the conductive material filling a second opening, which extends through the interlayer dielectric film and reaches the support substrate contact.Type: GrantFiled: August 22, 2007Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Mutsuo Morikado
-
Patent number: 7750403Abstract: An individual identifier is easily provided in a semiconductor device capable of wireless communication. The semiconductor device includes a thin film transistor including a channel forming region, an island-like semiconductor film including a source region and a drain region, a gate insulating film, and a gate electrode; an interlayer insulating film; a plurality of contact holes formed in the interlayer insulating film which reach one of the source region and the drain region; and a single contact hole which reaches the other of the source region and the drain region, wherein a diameter of the single contact hole is larger than a diameter of each of the plurality of contact holes, and a sum of areas of bases of the plurality of contact holes is equal to an area of a base of the single contact hole.Type: GrantFiled: June 19, 2007Date of Patent: July 6, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventors: Yutaka Shionoiri, Takuro Ohmaru
-
Patent number: 7749822Abstract: An integrated semiconductor device includes a resistor and an FET device formed from a stack of layers. The stack of layers includes a dielectric layer formed on a substrate; a metal conductor layer having lower electrical resistance formed on the dielectric layer; and a polysilicon layer formed on the metal conductor layer. A resistor stack is formed by patterning a portion of the original stack of layers into a resistor. An FET stack is formed from another portion of the original stack of layers. The FET stack is doped to form a gate electrode and the resistor stack is doped aside from the resistor portion thereof. Then terminals are formed at distal ends of the resistor in a doped portion of the polysilicon layer. Alternatively, the polysilicon layer is etched away from the resistor stack followed by forming terminals at distal ends of the metal conductor in the resistor stack.Type: GrantFiled: October 9, 2007Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Gregory G. Freeman, William K. Henson
-
Patent number: 7750374Abstract: An electronic device includes an n-channel transistor and a p-channel transistor. The p-channel transistor has a first gate electrode with a first work function and a first channel region including a semiconductor layer immediately adjacent to a semiconductor substrate. In one embodiment, the first work function is less than the valence band of the semiconductor layer. In another embodiment, the n-channel transistor has a second gate electrode with a second work function different from the first work function and closer to a conduction band than a valence band of a second channel region. A process of forming the electronic device includes forming first and second gate electrodes having first and second work functions, respectively. First and second channel regions having a same minority carrier type are associated with the first and second gate electrodes, respectively.Type: GrantFiled: November 14, 2006Date of Patent: July 6, 2010Assignee: Freescale Semiconductor, IncInventors: Cristiano Capasso, Srikanth B. Samavedam, Eric J. Verret
-
Patent number: RE41670Abstract: A 4-T SRAM cell in which two layers of permanent SOG (with an intermediate oxide layer) are used to provide planarization between the first and topmost poly layers.Type: GrantFiled: January 20, 2000Date of Patent: September 14, 2010Assignee: STMicroelectronics, Inc.Inventors: Loi Nguyen, Ravishankar Sundaresan