Non-uniform Channel Doping Patents (Class 257/404)
-
Patent number: 6384457Abstract: Metal Oxide Semiconductor Field Effect Transistors (MOSFET) are disclosed. One MOSFET includes, a substrate having a well of a first conductivity type. The MOSFET also includes source and drain regions, of a second conductivity type, formed in the well arranged apart from each other. Moreover, the MOSFET includes a first region, of a second conductivity type, formed in the well near the drain region. The first region has a low doping. Furthermore, the MOSFET includes a second region of a second conductivity type, formed near the source region. The second region has a doping substantially higher than the doping of the first region. A second MOSFET includes a substrate having a well of a first conductivity type and source and drain regions, of a second conductivity type, formed in the well apart from each other. Moreover, the MOSFET includes a drain extension region of the second conductivity type, formed in the well near the drain region.Type: GrantFiled: May 3, 1999Date of Patent: May 7, 2002Assignee: Intel CorporationInventors: Sunit Tyagi, Shahriar S. Ahmed
-
Patent number: 6355963Abstract: A semiconductor device of the invention is formed so that the impurity concentration of a semiconductor substrate (1) under a source diffusion layer (2) is lower than the impurity concentration on a source side of a p-type impurity diffusion layer (6). Therefore, in the semiconductor device of the invention, the junction capacitance of the p-n junction between the source and the substrate is smaller as compared with a conventional LDC structure. In general, the speed of a device is proportional to the product obtained by multiplying together a load capacitance and an inverse of a current value of the device. Accordingly, in the case of applying the present invention to a circuit such as a NAND type CMOS circuit in which a voltage is applied to a region between the source and the substrate, the speed of the device is not decreased. On the other hand, the power consumption of a device is proportional to the product obtained by multiplying together a load capacitance and the square of an applied voltage.Type: GrantFiled: February 28, 2000Date of Patent: March 12, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Hiroki, Shinji Odanaka
-
Patent number: 6353244Abstract: A TFT having a high threshold voltage is connected to the source electrode of each TFT that constitutes a CMOS circuit. In another aspect, pixel thin-film transistors are constructed such that a thin-film transistor more distant from a gate line drive circuit has a lower threshold voltage. In a further aspect, a control film that is removable in a later step is formed on the surface of the channel forming region of a TFT, and doping is performed from above the control film.Type: GrantFiled: August 7, 1997Date of Patent: March 5, 2002Assignee: Semiconductor Energy Laboratory, Co., Ltd.Inventors: Shunpei Yamazaki, Naoto Kusumoto, Hideto Ohnuma, Koichiro Tanaka
-
Patent number: 6326656Abstract: A lateral high-voltage transistor has a semiconductor body made of a lightly doped semiconductor substrate of a first conductivity type and an epitaxial layer of a second conductivity type. The epitaxial layer is provided on the semiconductor substrate. The lateral high-voltage transistor has a drain electrode, a source electrode, a gate electrode and a semiconductor zone of the first conductivity type which is provided under the gate electrode and is embedded in the epitaxial layer. Between the source electrode and the drain electrode trenches are provided in lines and rows in the semiconductor layer. The walls of the trenches are highly doped with dopants of the first conductivity type.Type: GrantFiled: February 24, 2000Date of Patent: December 4, 2001Assignee: Siemens AktiengesellschaftInventor: Jenoe Tihanyi
-
Patent number: 6306709Abstract: In a MISFET, areas where a channel surface of a channel region is inverted by a first gate voltage and areas where the channel surface is inverted by a second gate voltage are provided in the channel region of the MISFET in plane as components thereof. The channel region 104 having a first impurity concentration determined by a surface concentration of a P-type semiconductor substrate and a channel region 105 having a second impurity concentration determined by doping an impurity to the region selected by a pattern 106 of a mask for doping impurity by ion implantation and others are provided in a channel region of an N-type MOSFET on the P-type semiconductor substrate. The channel region 104 having the first impurity concentration and the channel region 105 having the second impurity concentration are divided into a plurality of plane shapes.Type: GrantFiled: March 16, 1999Date of Patent: October 23, 2001Assignee: Seiko Instruments Inc.Inventors: Masanori Miyagi, Haruo Konishi, Kazuaki Kubo, Yoshikazu Kojima, Toru Shimizu, Yutaka Saitoh, Toru Machida, Tetsuya Kaneko
-
Patent number: 6268640Abstract: A semiconductor device is fabricated by implanting into a semiconductor substrate non-doping ions at a tilt angle of at least about 10° to laterally extend preamorphization of the substrate portion and then implanting into the substrate dopants for providing source/drain extensions or halo doping or both.Type: GrantFiled: August 12, 1999Date of Patent: July 31, 2001Assignee: International Business Machines CorporationInventors: Heemyong Park, Yuan Taur, Hsing-Jen C. Wann
-
Patent number: 6268626Abstract: In a DMOS field effect transistor according to the present invention, a drift region of a first conductivity type is formed on a semiconductor substrate. A gate electrode is formed over the drift region, interposing a gate insulating layer between the drift region and the gate electrode. The gate electrode includes a gate conductive layer and a conductive spacer formed on the side wall of the gate conductive layer. A body region is formed to be self-aligned by the gate conductive layer. The source region is formed to be self-aligned by the conductive spacer. Therefore, a doping profile in a channel region of the body region has a form in which a uniform doping density value is maintained. Therefore, although the threshold voltage of the device is lowered by reducing the peak doping density, the density of impurities in the channel region is not decreased. Therefore, a punch-through characteristic is not deteriorated.Type: GrantFiled: January 7, 2000Date of Patent: July 31, 2001Assignee: Fairchild Korea Semiconductor Ltd.Inventor: Chang Ki Jeon
-
Publication number: 20010009292Abstract: A semiconductor device has a first semiconductor region formed in a semiconductor substrate and having a first conductivity type due to first-conductivity-type active impurities contained in the first semiconductor region, and a second semiconductor region formed between the first semiconductor region and the surface of the semiconductor substrate and having a second conductivity type due to second-conductivity-type active impurities contained in the second semiconductor region. The second semiconductor region contains first-conductivity-type active impurities whose concentration is zero or smaller than a quarter of a concentration of the second-conductivity-type active impurities contained in the second semiconductor region. An insulating film and a conductor are formed on the second semiconductor region. Third and fourth semiconductor regions of the second conductivity type are formed at the semiconductor surface in contact with the side faces of the second semiconductor region.Type: ApplicationFiled: December 1, 2000Publication date: July 26, 2001Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazumi Nishinohara, Yasushi Akasaka, Kyoichi Suguro
-
Patent number: 6255153Abstract: The present invention is directed to a method of manufacturing a semiconductor device having a triple-well structure, comprising the steps of: forming a first pattern of a semiconductor substrate having a first N-well forming area, a R-well forming area, a second N-well forming area and a P-well forming area; forming a first layer within the substrate at a predetermining depth by implanting a N-type impurity ion using the first pattern as a mask; forming a bottom N-well within the substrate at a predetermined depth by implanting a N-type impurity ion using the first pattern as a mask; removing the first pattern; forming a second pattern on the substrate; forming a first lateral N-well and a second lateral N-well by implanting a N-type impurity ion using the second pattern as a mask, and portions of the first and second lateral N-wells overlap with opposite edge portions of the bottom N-well, thereby forming a N-well; removing the second pattern; forming a third pattern on the substrate; forming a second defecType: GrantFiled: December 23, 1998Date of Patent: July 3, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Chang Woo Ryoo
-
Patent number: 6232642Abstract: There is provided a semiconductor device having a novel structure in which high reliability and high field effect mobility can be simultaneously achieved. In an insulated gate transistor formed on a single crystal silicon substrate, pinning regions 105 and 106 are formed at the ends of a channel formation region 102. The pinning regions 105 and 106 suppress the expansion of a depletion layer from the drain side to prevent a short channel effect. In addition, they also serve as a path for extracting minority carriers generated as a result of impact ionization to prevent breakdown phenomena induced by carrier implantation.Type: GrantFiled: June 24, 1998Date of Patent: May 15, 2001Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6229188Abstract: The present invention provides novel structures of MOS field effect transistor which operate with high speed and low power consumption. This has been achieved through providing epitaxial growth layers on a substrate of high impurity doping concentration in which the thickness of epitaxial growth layers is controlled with a degree of accuracy on the order of a single atom layer.Type: GrantFiled: October 5, 1995Date of Patent: May 8, 2001Assignee: Seiko Instruments Inc.Inventors: Kenji Aoki, Ryoji Takada
-
Patent number: 6218713Abstract: A logical circuit device has a MOS transistor having a source region, a drain region, a channel region defined between the source region and the drain region, and a gate electrode formed above the channel region, respectively formed on a semiconductor substrate. The amplitude of a voltage applied to the gate electrode necessary for making the channel region conductive is not level throughout the channel region in the width direction. Using such a logical circuit device, flip-flop circuits and storage circuits of a multivalued logic type can be realized.Type: GrantFiled: July 17, 1997Date of Patent: April 17, 2001Assignee: Fujitsu LimitedInventor: Shigetoshi Wakayama
-
Patent number: 6218714Abstract: Dot-pattern-like impurity regions 104 are artificially and locally formed on a channel forming region 103. The impurity regions 104 restrain the expansion of a drain side depletion layer toward the channel forming region 103 to prevent the short channel effect. The impurity regions 104 allow a channel width W to be substantially fined, and the resultant narrow channel effect releases the lowering of a threshold value voltage which is caused by the short channel effect.Type: GrantFiled: August 8, 1997Date of Patent: April 17, 2001Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6204534Abstract: A SOI MOS field effect transistor includes: a superficial top semiconductor layer of a first conductivity type formed on a SOI substrate; source and drain regions of a second conductivity type arranged apart from each other on the top semiconductor layer; a P-type first channel region, an N+-type floating region, and a P-type second channel region formed in this order in a self-aligned manner and disposed between the N+-type source region and the N+-type drain region for an N-type MOSFET, or an N-type first channel region, a P+-type floating region, and an N-type second channel region formed in this order in a self-aligned manner and disposed between the P+-type source region and the P+-type drain region for a P-type MOSFET; and two gate electrodes for controlling the first and second channel regions, wherein a doping concentration of the second channel region adjacent to the drain region is lower than a doping concentration of the first channel region adjacent to the source regiType: GrantFiled: December 3, 1997Date of Patent: March 20, 2001Assignee: Sharp Kabushiki KaishaInventor: Alberto Oscar Adan
-
Patent number: 6200884Abstract: A method for making a ULSI MOSFET chip includes masking areas such as transistor gates with photoresist mask regions. Prior to ion implantation, the top shoulders of the mask regions are etched away, to round off the shoulders. This promotes subsequent efficient quasi-vertical ion implantation, commonly referred to as “high aspect ratio implantation” in the semiconductor industry.Type: GrantFiled: July 31, 1999Date of Patent: March 13, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Chih-Yuh Yang, Mark S. Chang
-
Patent number: 6198141Abstract: Dot-pattern-like impurity regions are artificially and locally formed in a channel forming region. The impurity regions restrain the expansion of a drain side depletion layer toward the channel forming region to prevent the short channel effect. The impurity regions allow a channel width W to be substantially fined, and the resultant narrow channel effect releases the lowering of a threshold value voltage which is caused by the short channel effect.Type: GrantFiled: August 13, 1997Date of Patent: March 6, 2001Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Takeshi Fukunaga
-
Patent number: 6188101Abstract: Reduction in the short channel effect of a Flash EPROM cell is described. A method includes forming a gate structure on a substrate structure, and performing a nitrogen implant. Further included is performing device doping, wherein the nitrogen implant inhibits diffusion of dopant material into a channel of the cell. A Flash EPROM cell with reduced short channel effect includes a gate region, a drain region, and a source region, the source region and drain region defining a channel region therebetween beneath the gate region. The source region and drain region further have nitrogen implanted therein to reduce lateral diffusion of dopant material into the channel region.Type: GrantFiled: January 14, 1998Date of Patent: February 13, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Janet Wang
-
Patent number: 6146953Abstract: A fabrication method for a MOSFET device including the steps of forming a first insulating film on a semiconductor substrate wherein an active region and an isolated region are defined, forming a channel ion region by implanting impurity ions into the active region of the semiconductor substrate, forming a first conductive film pattern on a portion of the semiconductor substrate which corresponds to the channel ion region, forming a channel region having lower concentration than the channel ion region by implanting impurity ions in a different type from the ions in the channel ion region into a center portion of the channel ion region through the first conductive film pattern, forming a second conductive film pattern on the first conductive film pattern, forming an impurity region of low concentration in the semiconductor substrate with the first and second conductive film patterns as a mask, forming a sidewall spacer at both sides of the first and second conductive film patterns, and forming an impurity regiType: GrantFiled: September 4, 1998Date of Patent: November 14, 2000Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Kye-Nam Lee, Jeong-Hwan Son
-
Patent number: 6121666Abstract: A method for making an asymmetric MOS device having a notched gate oxide is disclosed herein. Such MOS devices have a region of a gate oxide adjacent to either the source or drain that is thinner than the remainder of the gate oxide. The thin "notched" region of gate oxide lies over a region of the device's channel region that has been engineered to have a relatively "high" threshold voltage (near 0 volts) in comparison to the remainder of the channel region. This region of higher threshold voltage may be created by a pocket region of increased dopant concentration abutting the source or the drain (but not both) and proximate the channel region. The pocket region has the opposite conductivity type as the source and drain. A device so structured behaves like two pseudo-MOS devices in series: a "source FET" and a "drain FET." If the pocket region is located under the source, the source FET will have a higher threshold voltage and a much shorter effective channel length than the drain FET.Type: GrantFiled: June 27, 1997Date of Patent: September 19, 2000Assignee: Sun Microsystems, Inc.Inventor: James B. Burr
-
Patent number: 6104077Abstract: A semiconductor device having a gate electrode with a sidewall air gap is provided. In accordance with this embodiment, at least one gate electrode is formed over a substrate. A spacer is then formed adjacent an upper sidewall portion of the gate electrode such that an open area is left beneath the spacer. Next, a dielectric layer is formed over the spacer and the gate electrode, thereby leaving an air gap in the open area. In accordance with one aspect of the invention, both the gate electrode and the spacer adjacent the gate electrode are formed from polysilicon. This, for example, allows the formation of a wider contact area to the gate electrode.Type: GrantFiled: April 14, 1998Date of Patent: August 15, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, Derick Wristers, Jon Cheek
-
Patent number: 6084269Abstract: A graded-channel semiconductor device (10) is formed in a pedestal (12). The pedestal (12) is formed on a substrate (11) and improves the electrical characteristics of the device (10) compared to conventional device structures. The pedestal (12) has sides (13) that are bordered by a dielectric layer (24) to provide electrical isolation. The semiconductor device (10) includes a drain extension region (101) that extend from a drain region (44) to a gate structure (20). The semiconductor device (10) also has a conductive structure (105) that is adjacent to the gate structure (20).Type: GrantFiled: December 21, 1998Date of Patent: July 4, 2000Assignee: Motorola, Inc.Inventors: Robert B. Davies, Chandrasekhara Sudhama
-
Patent number: 6084276Abstract: A semiconductor MOSFET device is formed on a silicon substrate which includes trenches filled with Shallow Trench Isolation dielectric trench fill structures and extending above the surface of the substrate. The trench fill structures have protruding sidewalls with channel regions in the substrate having corner regions adjacent to the trench fill structures. The channel regions are between and adjacent to the STI trench fill structures doped with one concentration of dopant in the centers of the channel regions with a higher concentration of dopant in the corner regions. The dopant concentration differential provides a substantially equal concentration of electrons in the centers and at the corner regions of the channel regions.Type: GrantFiled: June 22, 1999Date of Patent: July 4, 2000Assignee: International Business Machines CorporationInventors: Jeffrey Peter Gambino, Gary Bela Bronner, Jack Allan Mandelman, Larry Alan Nesbit
-
Patent number: 6078081Abstract: Disclosed are a semiconductor device and a method for fabricating the same which improve short channel effect and increase current driving force. The semiconductor device includes a first conductivity type semiconductor substrate, a gate electrode formed on the semiconductor substrate, a sidewall insulating film formed at both sides of the gate electrode, a second conductivity type first lightly doped impurity region and a second conductivity type second heavily doped impurity region formed in the semiconductor substrate at both sides of the gate electrode, a first conductivity type first impurity region for surrounding the second conductivity type first impurity region, and a first conductivity type second impurity region for surrounding the second conductivity type second impurity region.Type: GrantFiled: June 7, 1999Date of Patent: June 20, 2000Assignee: LG Semicon Co., Ltd.Inventor: Sang Don Lee
-
Patent number: 6066881Abstract: A gate insulating film in a memory cell portion is thicker than a gate insulating film in a peripheral circuitry. Source/drain of an MOS transistor in the memory cell portion have double-diffusion-layer structures, respectively, and source/drain of an MOS transistor in the peripheral circuitry have triple-diffusion-layer structures, respectively.Type: GrantFiled: July 20, 1998Date of Patent: May 23, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masahiro Shimizu, Yoshinori Tanaka, Hideaki Arima
-
Patent number: 6060733Abstract: The formation of lightly doped regions under a gate of a transistor that has a reduced gate oxide is disclosed. In one embodiment, a method includes four steps. In the first step, a gate is formed over a semiconductor substrate. In the second step, the gate oxide is etched to reduce the length of the gate oxide. In the third step, a first ion implantation is applied, at an angle other than perpendicular to the substrate. Finally, in the fourth step, a second ion implantation is applied, perpendicular to the substrate.Type: GrantFiled: December 18, 1997Date of Patent: May 9, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, H. James Fulford
-
Patent number: 6031272Abstract: A semiconductor device of the invention is formed so that the impurity concentration of a semiconductor substrate under a source diffusion layer is lower than the impurity concentration on a source side of a p-type impurity layer. Therefore, in the semiconductor device of the invention, the junction capacitance of the p-n junction between the source and the substrate is smaller as compared with a conventional LDC structure. In general, the speed of a device is proportional to the product obtained by multiplying together a load capacitance and an inverse of a current value of the device. Accordingly, in the case of applying the present invention to a circuit such as a NAND type CMOS circuit in which a voltage is applied to a region between the source and the substrate, the speed of the device is not decreased. On the other hand, the power consumption of a device is proportional to the product obtained by multiplying together a load capacitance and the square of an applied voltage.Type: GrantFiled: July 16, 1997Date of Patent: February 29, 2000Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Hiroki, Shinji Odanaka
-
Patent number: 6023092Abstract: A resistor on a semiconductor wafer comprising a silicon substrate, a first doped layer in a predetermined area on the silicon substrate, a second doped layer within a predetermined area of the first doped layer, a dielectric layer above the first and second doped layers on the silicon substrate, a passivation layer on the dielectric layer, and a conducting layer between the dielectric layer and the passivation layer. The silicon substrate contains dopants that characterize it as an n-type (or p-type) semiconductor. The first doped layer functioning as a resistor layer is a p-type (or n-type) semiconductor and forms a first pn-junction at its interface with the silicon substrate to prevent electrical leakage. The second doped layer is a n-type (p-type) semiconductor and forms a second pn-junction at its interface with the first doped layer that prevents electrical leakage. The passivation layer has a plurality of charges at fixed positions.Type: GrantFiled: April 19, 1999Date of Patent: February 8, 2000Assignee: United Microelectronics Corp.Inventor: Ming-Tsung Tung
-
Patent number: 5985705Abstract: A low threshold voltage MOS device on a semiconductor substrate is disclosed. The substrate has an upper surface, and a first well region is disposed in said semiconductor substrate extending downwardly from the semiconductor substrate upper surface. The first well region includes a dopant of a first conductivity type having a first average dopant concentration. Source and drain regions of a second conductivity type are laterally spaced from each other and are disposed in the first well region, the source and drain regions extending downwardly from the semiconductor substrate upper surface a predetermined distance. A channel region comprising the first well region of the first conductivity type is disposed between the source and drain regions. The channel region also extends at least the predetermined distance below the semiconductor substrate upper surface.Type: GrantFiled: June 30, 1998Date of Patent: November 16, 1999Assignee: LSI Logic CorporationInventor: John J. Seliskar
-
Patent number: 5977590Abstract: An n.sup.- well region is formed at a surface of a semiconductor substrate. A MOS transistor of high breakdown voltage having a drain region and a source region is formed at the surface of the n.sup.- well region. The n.sup.- well region has an impurity concentration peak right below the drain region. Accordingly, a semiconductor device having a high breakdown voltage insulation gate type field effect transistor that can suppress increase of a depletion layer when high voltage is applied across the drain, that can reduce the electric field intensity across the drain, and that has superior breakdown voltage, and a fabrication method thereof, are obtained.Type: GrantFiled: July 10, 1998Date of Patent: November 2, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Seiji Suzuki
-
Patent number: 5952699Abstract: Impurity regions 110 that can form an energy barrier are artificially and locally disposed in a channel formation region 111. The impurity regions 110 restrain a depletion layer that extends from a drift region 102 toward a channel formation region 111, and prevents a short channel effect caused by the depletion layer, with the result that an insulated gate semiconductor device high in withstand voltage can be manufactured without lowering the operation speed.Type: GrantFiled: August 19, 1997Date of Patent: September 14, 1999Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga
-
Patent number: 5939753Abstract: A monolithic integrated circuit die (10) is fabricated to include unilateral FETs (113, 114, 115), RF passive devices such as a double polysilicon capacitor (57), a polysilicon resistor (58), and an inductor (155), and an ESD protection device (160). A first P.sup.+ sinker (28) provides signal isolation between two FETs (113, 115) separated by the first sinker (28) and is coupled to a source region (86) of a power FET (115) via a self-aligned titanium silicide structure (96). A second P.sup.+ sinker (29) is coupled to a bottom plate (44) of the double polysilicon capacitor (57). A third P+ sinker (178) is coupled to a source region (168) of the ESD protection device (160) via another titanium silicide structure (174).Type: GrantFiled: April 2, 1997Date of Patent: August 17, 1999Assignee: Motorola, Inc.Inventors: Jun Ma, Han-Bin Kuo Liang, David Quoc-Hung Ngo, Shih King Cheng, Edward T. Spears, Bruce R. Yeung
-
Patent number: 5912488Abstract: Flash EEPROM memory devices having mid-channel injection characteristics include a substrate having source and drain regions of first conductivity type therein extending adjacent a surface thereof. A stacked-gate electrode is also provided on the surface, between the source and drain regions. To provide improved mid-channel injection characteristics during programming, a preferred semiconductor channel region is provided in the substrate at a location extending opposite the stacked-gate electrode. This channel region comprises a first "source-side" region of second conductivity type (e.g., P+) and a second "drain-side" region of predetermined conductivity type (e.g., P-, N-). The second region has a lower first conductivity type dopant concentration therein than the drain region and a lower second conductivity type dopant concentration therein than said first region, and more preferably has a lower second conductivity type dopant concentration therein than said substrate.Type: GrantFiled: June 24, 1997Date of Patent: June 15, 1999Assignees: Samsung Electronics Co., Ltd, Postech FoundationInventors: Dae Mann Kim, Myoung-kwan Cho
-
Patent number: 5891792Abstract: A structure and method for fabricating an ESD device for FET transistors by forming a silicon germanium region 40 under a channel region 44 of a field effect transistor (FET). The silicon germanium region 40 comprises the base of a parasitic bipolar 200 transistor that increases the turn on speed. The method comprises:a) forming a gate dielectric layer 20 over a substrate 10;b) forming a gate 30 over the gate 30; the substrate having a channel region under the gate; the channel region extending from the surface of the substrate to a channel depth below the substrate surface;c) forming a silicon germanium region 40 under the channel region 44 using a tilt angle ion implant of Germanium ions;d) forming source and drain doped regions 50 70 adjacent to the channel region and the silicon germanium region whereby the silicon germanium region comprises a base of a parasitic bipolar transistor 40.Type: GrantFiled: August 14, 1998Date of Patent: April 6, 1999Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiaw-Ren Shih, Jian-Hsing Lee
-
Patent number: 5864163Abstract: The channel doping profile of a PMOS field effect transistor consists of a shallow distribution of a P-type dopant as a threshold adjust implant, a deeper distribution of an N-type dopant as an buried channel stop implant and a still deeper implantation of an N-type dopant as an antipunchthrough implant. A junction is formed between the P-type threshold adjust implant and the N-type buried channel stop implant at a relatively shallow depth so that the depth of the buried channel region is limited by the buried channel stop implant, reducing the short channel effect. The channel doping profile is formed so that diffusion of impurities from the channel region to the gate oxide is prevented. The buried channel stop implant is made first through a sacrificial oxide layer. The sacrificial oxide is etched and a gate oxide layer and a thin film of polysilicon are deposited on the surface of the gate oxide.Type: GrantFiled: November 18, 1996Date of Patent: January 26, 1999Assignee: United Microelectrics Corp.Inventors: Jih-Wen Chou, Shih-Wei Sun
-
Patent number: 5841175Abstract: Disclosed herein is a semiconductor device comprising a semiconductor substrate, a well region provided in the surface of the substrate, a plurality of MOSFETs provided in the well region. The well region has parts having a low surface impurity concentration. Some of the MOSFETs have their channel regions provided in those parts of the well region which have the low surface impurity concentration. The other MOSFETs have their channel regions provided in other parts of the well region.Type: GrantFiled: May 27, 1997Date of Patent: November 24, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Souichi Sugiura, Masaru Koyanagi
-
Patent number: 5814869Abstract: A Fermi-threshold field effect transistor includes spaced-apart source and drain regions which extend beyond the Fermi-tub in the depth direction and which may also extend beyond the Fermi-tub in the lateral direction. In order to compensate for the junction with the substrate, the doping density of the substrate region is raised to counteract the shared charge. Furthermore, the proximity of the source and drain regions leads to a potential leakage due to the drain field which can be compensated for by reducing the maximum tub depth compared to a low capacitance Fermi-FET and a contoured-tub Fermi-FET while still satisfying the Fermi-FET criteria. The tub depth is maintained below a maximum tub depth. Short channel effects may also be reduced by providing source and drain extension regions in the substrate, adjacent the source and drain regions and extending towards the channel regions.Type: GrantFiled: July 21, 1995Date of Patent: September 29, 1998Assignee: Thunderbird Technologies, Inc.Inventor: Michael W. Dennen
-
Patent number: 5789778Abstract: A gate electrode comprises a conductive gate electrode body and gate side walls. The channel region beneath the gate electrode has an NUDC structure having a p.sup.- impurity region and p.sup.+ impurity regions. The p.sup.- impurity region is formed before the gate electrode body. After the formation of the gate electrode body, the p.sup.+ impurity regions are formed by ion implantation before the gate side walls. The ion implantation is carried out perpendicular to the substrate so that the implanted ions will not reach further around the center of the channel region. Of the gate oxide films over the channel region, the thickness of the gate oxide films at both ends of the channel region is thinner than that of the gate oxide film in the middle of the channel length so as to suppress lowering of the current drivability.Type: GrantFiled: October 7, 1996Date of Patent: August 4, 1998Assignee: Nippon Steel Semiconductor CorporationInventor: Ichiro Murai
-
Patent number: 5786620Abstract: A Fermi-FET, including but not limited to a tub-FET, a contoured-tub Fermi-FET or a short channel Fermi-FET includes a drain extension region of the same conductivity type as the drain region and a drain pocket implant region of opposite conductivity type from the drain region. The drain pocket implant region acts as a drain field stop to reduce or prevent drain-to-source field reach-through. Reduced low drain field threshold voltage, significantly reduced drain induced barrier lowering and reduced threshold dependence on channel length may be obtained, resulting in higher performance in short channels.Type: GrantFiled: March 8, 1996Date of Patent: July 28, 1998Assignee: Thunderbird Technologies, Inc.Inventors: William R. Richards, Jr., Michael W. Dennen
-
Patent number: 5786618Abstract: The present invention features a ROM memory cell with a non-uniform threshold voltage. The ROM memory cell includes a channel region divided into several channels deposed in parallel along the axial direction of carrier transport. Afterwards, one code-implant procedure is performed to program the memory cell to store one of multiple states, thereby constituting a multiple-state ROM, the fabrication of which does not require multiple photolithography as well as multiple implantation processes.Type: GrantFiled: March 21, 1996Date of Patent: July 28, 1998Assignee: United Microelectronics, Corp.Inventor: Jemmy Wen
-
Patent number: 5767556Abstract: The invention relates to a field effect transistor that ensures that a threshold voltage does not increase even if a breakdown voltage is increased.Type: GrantFiled: February 21, 1997Date of Patent: June 16, 1998Assignee: NEC CorporationInventor: Hiroshi Yanagigawa
-
Patent number: 5753958Abstract: An adjustable threshold voltage MOS device having an asymmetric pocket region is disclosed herein. The pocket region abuts one of a source or drain proximate the device's channel region. The pocket region has the same conductivity type as the device's bulk (albeit at a higher dopant concentration) and, of course, the opposite conductivity type as the device's source and drain. An MOS device having such pocket region may have its threshold voltage adjusted by applying a potential directly to its pocket region. This capability is realized by providing a contact or conductive tie electrically coupled to the pocket region. This "pocket tie" is also electrically coupled to a metallization line (external to the device) which can be held at a specified potential corresponding to a potential required to back-bias the device by a specified amount.Type: GrantFiled: October 16, 1995Date of Patent: May 19, 1998Assignee: Sun Microsystems, Inc.Inventors: James B. Burr, Douglas Alan Laird
-
Patent number: 5726477Abstract: A process for fabricating both CMOS and LDMOS transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming MOSFET body regions. Similarly, a process for fabricating both CMOS and NPN transistors includes a high temperature, long diffusion subsequent to deposition of the polysilicon gate for forming NPN base regions. In both processes, the threshold voltage of the PMOS devices is adjusted subsequent to both gate formation and the high temperature, long diffusions by implanting a suitable dopant into the PMOS channel through the gate. Since the gate is formed prior to threshold adjust, high temperature processing and long diffusions requiring the presence of the gate are completed without adversely affecting the adjusted threshold voltage. The p+ source/drain implant mask can be used to restrict the threshold adjust implant to the PMOS devices, thereby avoiding adversely affecting other devices in the integrated circuit.Type: GrantFiled: June 6, 1995Date of Patent: March 10, 1998Assignee: Siliconix incorporatedInventors: Richard K. Williams, Michael E. Cornell
-
Patent number: 5719422Abstract: Low threshold voltage MOS devices having buried electrodes are disclosed herein. Such devices have source and drain regions which include tip regions and plug regions. The buried electrodes have bottom boundaries located above the bottoms of the plug regions. The buried electrode has the same conductivity type as the device's bulk (albeit at a higher dopant concentration) and, of course, the opposite conductivity type as the device's source and drain. The exact dopant concentrations and locations of the buried electrodes should be provided such that punch through is avoided in MOS devices.Type: GrantFiled: April 9, 1997Date of Patent: February 17, 1998Assignee: Sun Microsystems, Inc.Inventors: James B. Burr, Michael P. Brassington
-
Patent number: 5719430Abstract: In fabricating a buried p-channel MOS transistor using an n-type substrate, a shallow n-type diffused layer is formed by ion implantation in each of intended source and drain regions so as to become oppositely adjacent to the shallow p-type diffused layer under the gate electrode. Then p-type diffused layers to serve as source and drain are formed by ion implantation through the n-type diffused layers, and the implanted impurities are activated. In consequence, impurity concentration at the substrate surface becomes lower in the section right under each end of the gate electrode than in the gate middle section. This measure brings about suppression of the short channel effect inherent to conventional buried-channel MOS transistors and makes it possible to shorten the physical gate length.Type: GrantFiled: November 12, 1996Date of Patent: February 17, 1998Assignee: NEC CorporationInventor: Yoshiro Goto
-
Patent number: 5717239Abstract: In a MOS transistor device, the gate width is effectively enlarged without increasing the occupied area of the transistor by forming a plurality of rectangular grooves in the direction perpendicular to the gate width, and filling in these rectangular grooves with a gate electrode. Since these grooves are formed by anisotropic etching, there is no risk of contaminating the wafer.Type: GrantFiled: November 15, 1996Date of Patent: February 10, 1998Assignee: NEC CorporationInventor: Takayuki Nagai
-
Patent number: 5675172Abstract: A MIS device comprising a pair of first doped layers of a second conductivity type forming source/drain regions in a semiconductor base structure of a first conductivity type, and a gate electrode formed in a region between the first doped layers of the second conductivity type on a gate insulating film formed on the semiconductor base structure having a three-layer structure consisting of a second doped layer of the first conductivity type, a third doped layer of the second conductivity type and a fourth doped layer of the first conductivity type having an impurity concentration higher than that of the semiconductor base structure, which are formed in that order in the direction of depth from the surface of a channel region extending between the source/drain regions, the thickness of the third doped layer is determined so that the third doped layer is depleted by the respective built-in potentials of pn junctions formed by the second doped layer and the third doped layer and by the fourth doped layer and theType: GrantFiled: May 15, 1995Date of Patent: October 7, 1997Assignee: Hitachi, Ltd.Inventors: Masafumi Miyamoto, Tatsuya Ishii
-
Patent number: 5675165Abstract: The present invention provides a more stable SRAM cell by reducing the backgate biased threshold voltage of the SRAM's select transistor. In some embodiments, masking layers are used during dopant implantation of the select transistors to minimize the net dopant concentration in the select transistor's channel region. Minimizing this net dopant concentration lowers the backgate biased threshold voltage of the select transistor without any reduction in its on-resistance. Another embodiment may be used to achieve increased stability for SRAM cells formed with CMOS technology. The masking layers used to form N-type and P-type well regions are overlapped such that a third well formed intermediate the N-type and P-type wells has a dopant concentration equal to the net concentrations of the respective N-type and P-type wells. This third well, therefore, may be used as discussed above to achieve a lower backgate biased threshold voltage.Type: GrantFiled: August 2, 1994Date of Patent: October 7, 1997Inventor: Chuen-Der Lien
-
Patent number: 5648671Abstract: A lateral thin-film silicon-on-insulator (SOI) device includes a lateral semiconductor device such as a diode or MOSFET provided in a thin semiconductor film on a thin buried oxide. The lateral semiconductor device structure includes at least two semiconductor regions separated by a lateral drift region. By providing a substantially linear lateral doping profile in the lateral drift region, and by providing a conductive field plate on a linearly-graded top oxide insulating layer, a device structure is obtained in which conduction losses can be reduced without reducing breakdown voltage.Type: GrantFiled: December 13, 1995Date of Patent: July 15, 1997Assignee: U S Philips CorporationInventor: Steven L. Merchant
-
Patent number: 5548143Abstract: AMOS transistor with enhanced electrical characteristics and a method for manufacturing the same. In the channel region, a first impurity region is provided for adjusting a threshold voltage, a second impurity region is provided which serves as a diffusion barrier, and a third impurity region is provided for preventing a punchthrough. These regions are formed sequentially at subsequently shallower depths in the substrate. The disclosed transistor minimizes short-channel effects and punchthrough without reducing the current driving capability of the device.Type: GrantFiled: December 5, 1995Date of Patent: August 20, 1996Assignee: Samsung Electronics Co., Ltd.Inventor: Yong-hee Lee
-
Patent number: 5536957Abstract: Disclosed is a MOSFET for controlling the flow of a large number of carriers from one source/drain region to the other source/drain region by applying a voltage to a gate. This MOSFET includes a semiconductor substrate and a transistor. The transistor includes a gate provided on the semiconductor substrate, one source/drain region and the other source/drain region both having a first conductivity type. The MOSFET includes first and second wells of a second conductivity type formed apart from each other on opposite sides of the gate in the main surface of the semiconductor substrate. The first well is such a small well as to accommodate only one source/drain region, while the second well is such a small well as to accommodate only the other source/drain region. The one source/drain region and the other source region are formed in the first and second wells, respectively. No distortion due to thermal stresses remains in the resultant MOSFET, and consequently a highly reliable MOSFET is obtained.Type: GrantFiled: January 4, 1991Date of Patent: July 16, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yoshinori Okumura