With Complementary (npn And Pnp) Bipolar Transistor Structures Patents (Class 257/511)
-
Patent number: 6737721Abstract: A semiconductor device has an isolation area having a shallow trench isolation (STI) structure for isolating device areas for transistor elements. The isolation area for a bipolar transistor has a first annular trench encircling a n-type collector well, a second annular trench encircling the first annular trench and an annular p-type diffused region disposed between the first annular trench and the second annular trench while in contact with the annular trenches. The plurality of isolation trenches in a single isolation area prevents a dishing portion of the substrate after a CMP process without causing a short-circuit failure.Type: GrantFiled: October 18, 2000Date of Patent: May 18, 2004Assignee: NEC Electronics CorporationInventor: Hisamitsu Suzuki
-
Publication number: 20040070047Abstract: A semiconductor device is provided in which a plurality of MOSFETs including a vertical MOSFET is formed on a substrate. The device includes a silicon carbide substrate having front and back surfaces facing each other, an isolating region formed in the substrate to extend from the front surface to the back surface of the substrate, and first and second MOSFETs formed on opposite sides of the isolating region, respectively.Type: ApplicationFiled: August 20, 2003Publication date: April 15, 2004Inventors: Gourab Majumdar, Shinji Hatae, Akihisa Yamamoto
-
Patent number: 6710421Abstract: A semiconductor device may include a first wiring layer 30, an interlayer dielectric layer 40 formed above the first wiring layer 30, a second wiring layer 50 formed above the interlayer dielectric layer 40, a through hole 60 formed in the second wiring layer 50 and the interlayer dielectric layer 40, and a contact layer 70 that is formed in the through hole 60 and electrically connects the first wiring layer 30 and the second wiring layer 50.Type: GrantFiled: October 15, 2002Date of Patent: March 23, 2004Assignee: Seiko Epson CorporationInventor: Toshiyuki Kamiya
-
Patent number: 6703685Abstract: The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: GrantFiled: December 10, 2001Date of Patent: March 9, 2004Assignee: Intel CorporationInventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Patent number: 6674148Abstract: A method for adjusting the gain or the sensitivity of a lateral component formed in the front surface of a semiconductor wafer, having a first conductivity type, includes not doping or overdoping, according to the first conductivity type, the back surface when it is desired to reduce the gain or sensitivity of the lateral component, and doping according to the second conductivity type, the back surface, when the gain or the sensitivity of the lateral component is to be increased.Type: GrantFiled: October 27, 1999Date of Patent: January 6, 2004Assignee: SGS-Thomson Microelectronics S.A.Inventors: Eric Bernier, Jean-Michel Simonnet
-
Publication number: 20030230762Abstract: A transistor includes a base, a collector, and an emitter comprising a group III/VI semiconductor. Microcircuits having at least one metal oxide semiconductor (MOS) transistor and the previously described transistor are provided. Processes for manufacturing a transistor and a BiMOS microcircuit are also provided.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Inventors: Hung Liao, Bao-Sung Bruce Yeh
-
Patent number: 6657262Abstract: An electronic device, integrated monolithically in a semiconductor substrate and comprising a bipolar transistor connected in series to at least one MOS transistor, the bipolar transistor having a base region that includes a first buried region and a first diffused region extending continuously from the substrate surface down to the buried region, and the diffused region is bordered by an isolation trench region extending in the buried region.Type: GrantFiled: March 30, 2001Date of Patent: December 2, 2003Assignee: STMicroelectronics S.r.l.Inventor: Davide Patti
-
Patent number: 6642120Abstract: A semiconductor circuit is provided which has a high breakdown voltage and is capable of outputting a large current. Field transistors (Q1, Q11) are cross-coupled. The gate of the first field transistor (Q1) and the drain of the second field transistor (Q11) are not directly connected to the drain of an MOS transistor (Q4) but are connected to the base of a bipolar transistor (Q12). The second field transistor (Q11) has its source connected to the collector of the bipolar transistor (Q12) and the MOS transistor (Q4) has its drain connected to the emitter of the bipolar transistor (Q12). When the current amplification factor of the bipolar transistor (Q12) is taken as &bgr;, then the current of the output (SO) can be increased approximately &bgr; times.Type: GrantFiled: July 31, 2002Date of Patent: November 4, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tomohide Terashima
-
Patent number: 6633056Abstract: A method, structure and article of manufacture related to hetero-integration of dissimilar semiconductor materials. A mask is created on a semiconductor substrate, wherein the mask includes one or more openings, and each of the openings includes one or more overhangs. The overhangs cover a hetero-epitaxial interface region between a film expitaxially grown on the substrate and the substrate itself, thereby preventing a “line-of-sight” view along a surface norm of the substrate in the hetero-epitaxial interface region between the epitaxial film and the substrate. There is only one hetero-epitaxial interface region for each of the openings, which results in only one epitaxial growth front coalescence per opening, thereby reducing the number of highly defective regions from epitaxial growth front coalescence by a factor of two.Type: GrantFiled: November 8, 2002Date of Patent: October 14, 2003Assignee: The Regents of the University of CaliforniaInventor: Ya-Hong Xie
-
Patent number: 6624497Abstract: An N type buried layer is formed, in one embodiment, by a non selective implant on the surface of a wafer and later diffusion. Subsequently, the wafer is masked and a selective P type buried layer is formed by implant and diffusion. The coefficient of diffusion of the P type buried layer dopant is greater than the N type buried layer dopant so that connections can be made to the P type buried layer by P wells which have a lower dopant concentration than the N buried layer.Type: GrantFiled: February 25, 2002Date of Patent: September 23, 2003Assignee: Intersil Americas, IncInventor: James D. Beasom
-
Patent number: 6617646Abstract: A silicon on insulator substrate is provided to include the following: a handle wafer; a layer of bonding material; a device wafer, the device wafer including at least one buried impurity region extending from the layer of bonding material upward into the device wafer; and an epitaxial silicon layer provided on a second surface of the device wafer. The silicon on insulator substrate with this configuration can be made with a minimal possible thickness.Type: GrantFiled: May 6, 2002Date of Patent: September 9, 2003Assignee: Elantec Semiconductor, Inc.Inventor: Sameer Parab
-
Publication number: 20030160296Abstract: An N type buried layer is formed, in one embodiment, by a non selective implant on the surface of a wafer and later diffusion. Subsequently, the wafer is masked and a selective P type buried layer is formed by implant and diffusion. The coefficient of diffusion of the P type buried layer dopant is greater than the N type buried layer dopant so that connections can be made to the P type buried layer by P wells which have a lower dopant concentration than the N buried layer.Type: ApplicationFiled: February 25, 2002Publication date: August 28, 2003Inventor: James D. Beasom
-
Patent number: 6600199Abstract: The preferred embodiment of the present invention provides a buried layer that improves the latch up immunity of digital devices while providing isolation structures that provide noise isolation for both the digital and analog devices. The buried layer of the preferred embodiment is formed to reside within or below the subcollector region in the transistor. Additionally, in the preferred embodiment the subcollector is isolated from buried layer outside the transistor region by deep isolation trenches formed at the edges of the subcollector. Additionally, an array of deep isolation trenches provides increased isolation between devices where needed. Thus, the preferred embodiment of the present invention provides an integrated circuit structure and method that provides improved latchup immunity while also providing improved noise tolerance.Type: GrantFiled: December 29, 2000Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Steven H. Voldman, Robb A. Johnson, Louis D. Lanzerotti, Stephen A. St. Onge
-
Publication number: 20030111694Abstract: A semiconductor circuit is provided which has a high breakdown voltage and is capable of outputting a large current. Field transistors (Q1, Q11) are cross-coupled. The gate of the first field transistor (Q1) and the drain of the second field transistor (Q11) are not directly connected to the drain of an MOS transistor (Q4) but are connected to the base of a bipolar transistor (Q12). The second field transistor (Q11) has its source connected to the collector of the bipolar transistor (Q12) and the MOS transistor (Q4) has its drain connected to the emitter of the bipolar transistor (Q12). When the current amplification factor of the bipolar transistor (Q12) is taken as &bgr;, then the current of the output (SO) can be increased approximately &bgr; times.Type: ApplicationFiled: July 31, 2002Publication date: June 19, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Tomohide Terashima
-
Publication number: 20030107104Abstract: An integrated circuit device (60) comprising a first transistor (PMOS) of a first conductivity type and a second transistor (NMOS) of a second conductivity type that is complementary to the first conductivity type. The method comprises the steps of forming a first gate stack (100), the first transistor comprising the first gate stack and forming a second gate stack (80), the second transistor comprising the second gate stack. The method further comprises implanting a first drain extension region (107) at a first distance relative to the first gate stack, the first transistor comprising the first drain extension region, and the method comprises implanting a second drain extension region (87) at a second distance relative to the second gate stack, the second transistor comprising the second drain extension region. The first distance is greater than the second distance.Type: ApplicationFiled: December 6, 2002Publication date: June 12, 2003Inventors: Zhiqiang Wu, Che-Jen Hu
-
Publication number: 20030075774Abstract: Disclosed is a bipolar transistor capable of reducing an emitter area at a given operating frequency and output power, as well as satisfying a demand for a device having a higher output power and operating frequency. The bipolar transistor includes a bar-type trunk having a polygonal cross-section, and a plurality of polygonal branches having a polygonal cross-section connected to the trunk, in which a current operating performance of the emitter is improved by increasing a value of a planar structure of the emitter.Type: ApplicationFiled: October 17, 2002Publication date: April 24, 2003Inventor: Byung Ryul Ryum
-
Patent number: 6528858Abstract: A semiconductor wafer including an NMOS device and a PMOS device. The NMOS device is formed to have a high-K gate dielectric and the PMOS device is formed to have a standard-K gate dielectric. A method of forming the NMOS device and the PMOS device is also disclosed.Type: GrantFiled: January 11, 2002Date of Patent: March 4, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Qi Xiang, Olov Karlsson, HaiHong Wang, Zoran Krivokapic
-
Patent number: 6525403Abstract: A semiconductor projection is formed on a semiconductor substrate of the first conductivity type and has a semiconductor layer of the first conductivity type. The semiconductor projection has a top surface and side surfaces. A gate electrode is formed above at least the side surfaces of the semiconductor projection. Source and drain regions are formed in the side surfaces of the semiconductor projection on opposite sides of the gate electrode. First and second device isolation insulating films are formed on the semiconductor substrate on opposite sides of the semiconductor projection. A first impurity region is formed in the semiconductor substrate below the first device isolation insulating film. A second impurity region is formed in the semiconductor substrate below the second device isolation insulating film. The first and second impurity regions are in contact with each other in the semiconductor substrate below the semiconductor projection.Type: GrantFiled: September 24, 2001Date of Patent: February 25, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Inaba, Kazuya Ohuchi
-
Patent number: 6504232Abstract: The present invention relates to a collector pin and a trench in an integrated circuit intended for high speed communication, and to a manufacturing method for these items. The collector pin is achieved by creating an area which is implantation damaged or made amorphous and at least partially doped (139) by means of ion implantation from an upper silicon surface comprised in a semiconductor structure (144) down to a depth lower than the depth of the surrounding field oxide (120), and that the semiconductor structure (144) is then heat treated.Type: GrantFiled: December 31, 1998Date of Patent: January 7, 2003Assignee: Telefonktiebolaget LM EricssonInventors: Hans Erik Norstrom, Sam-Hyo Hong, Bo Anders Lindgren, Torbjorn Larsson
-
Publication number: 20020190346Abstract: An integrated circuit device includes a semiconductor substrate, an NMOS, a PMOS contiguous with the NMOS, and a composite pnp bipolar junction transistor contiguous with the NMOS. The composite pnp bipolar junction transistor includes a lateral npn bipolar junction transistor having a first current gain, and a lateral pnp bipolar junction transistor having a second current gain, wherein the current gain of the composite pnp bipolar junction transistor equals the first current gain multiplied by the second current gain.Type: ApplicationFiled: August 23, 2002Publication date: December 19, 2002Applicant: Winbond Electronics CorporationInventors: Shyh-Chyi Wong, Wen-Ying Wen
-
Patent number: 6469362Abstract: An integrated circuit device includes a semiconductor substrate, an NMOS, a PMOS contiguous with the NMOS, and a composite pnp bipolar junction transistor contiguous with the NMOS. The composite pnp bipolar junction transistor includes a lateral npn bipolar junction transistor having a first current gain, and a lateral pnp bipolar junction transistor having a second current gain, wherein the current gain of the composite pnp bipolar junction transistor equals the first current gain multiplied by the second current gain.Type: GrantFiled: February 15, 2000Date of Patent: October 22, 2002Assignee: Winbond Electronics Corp.Inventors: Shyh-Chyi Wong, Wen-Ying Wen
-
Publication number: 20020149084Abstract: The number of design processes for fabricating semiconductor devices can be reduced by parallel connection of a plurality of unit bipolar transistors Qu that are completely electrically isolated from each other in a semiconductor layer of an SOI substrate 1 to form a bipolar transistor having a large current capacity.Type: ApplicationFiled: March 8, 2002Publication date: October 17, 2002Applicant: Hitachi, Ltd.Inventors: Yoichi Tamaki, Takayuki Iwasaki, Kousuke Tsuji, Chiyoshi Kamada
-
Patent number: 6441444Abstract: Providing a method of producing a semiconductor device and a structure of the semiconductor device employing a trench isolation structure for isolating semiconductor elements wherein volumetric expansion of a trench-filling material due to oxidation process after forming the trench isolation structure is controlled thereby making it possible to prevent deterioration of the electrical characteristics of the semiconductor device. A nitriding treatment is applied to the trench surface of the silicon substrate after forming the trench by etching, thereby to form a thin nitride layer having a better effect of preventing oxidation in the interface of silicon.Type: GrantFiled: July 14, 1999Date of Patent: August 27, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Naoki Tsuji, Kiyoteru Kobayashi
-
Publication number: 20020105049Abstract: An integrated circuit includes a set of standard cells, referred to as tap cells, each having a well tap and a substrate tap for coupling a well region and a substrate region to a power source and ground, respectively. The tap cells are disposed at intervals that do not exceed a maximum allowable distance as specified by a set of design rules associated with the integrated circuit. A method for designing the integrated circuit includes determining the positions at which the tap cells will be fixed and creating a design layout for the integrated circuit using a place and route tool that incorporates the positions.Type: ApplicationFiled: February 7, 2001Publication date: August 8, 2002Inventors: Clive Alva Barney, Scott Ryan Grange
-
Patent number: 6420771Abstract: A bipolar transistor is vertically isolated from underlying silicon by an isolation layer of conductivity type opposite that of the collector. This isolation layer lies beneath the heavily doped buried layer portion of the collector, and is formed either by ion implantation prior to epitaxial growth of well regions, or by high energy ion implantation into the substrate prior to formation of the well and the heavily doped buried collector layer. Utilization of trench lateral isolation extending into the semiconductor material beyond the isolation layer permits blanket implant of the isolation layer, obviating the need for an additional masking step.Type: GrantFiled: February 5, 2001Date of Patent: July 16, 2002Assignee: National Semiconductor CorporationInventor: Haydn James Gregory
-
Publication number: 20020084506Abstract: The preferred embodiment of the present invention provides a buried layer that improves the latch up immunity of digital devices while providing isolation structures that provide noise isolation for both the digital and analog devices. The buried layer of the preferred embodiment is formed to reside within or below the subcollector region in the transistor. Additionally, in the preferred embodiment the subcollector is isolated from buried layer outside the transistor region by deep isolation trenches formed at the edges of the subcollector. Additionally, an array of deep isolation trenches provides increased isolation between devices where needed. Thus, the preferred embodiment of the present invention provides an integrated circuit structure and method that provides improved latchup immunity while also providing improved noise tolerance.Type: ApplicationFiled: December 29, 2000Publication date: July 4, 2002Applicant: International Business Machines CorporationInventors: Steven H. Voldman, Robb A. Johnson, Louis D. Lanzerotti, Stephen A. St. Onge
-
Publication number: 20020084489Abstract: An npn transistor allowing the potential of each terminal to be easily set and superior in characteristics such as withstand-voltage performance and current amplification factor can be obtained.Type: ApplicationFiled: June 14, 2001Publication date: July 4, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Fumitoshi Yamamoto
-
Publication number: 20020070410Abstract: Bipolar transistors of different designs, particularly designs optimized for different high frequency applications are formed on the same substrate by separate base layer formation processes for epitaxial growth including different material concentration profiles of germanium, boron and/or carbon. Epitaxial growth of individual growth layers by low temperature processes is facilitated by avoiding etching of the silicon substrate including respective collector regions through use of an etch stop that can be etched selectively to silicon. Annealing processes can be performed between growth of respective base layers and/or performed collectively after all transistors are substantially completed.Type: ApplicationFiled: December 8, 2000Publication date: June 13, 2002Inventors: Gregory G. Freeman, K. T. Schonenberg, Kenneth J. Stein, Seshadri Subbanna
-
Patent number: 6404038Abstract: A method for fabricating complementary vertical bipolar junction transistors of silicon-on-sapphire in fewer steps than required for true complimentary vertical bipolar junction transistors is disclosed. Initially a thin layer of silicon is grown on a sapphire substrate. The silicon is improved using double solid phase epitaxy. The silicon is then patterned and implanted with P+-type and N+-type dopants. Subsequently a micrometer scale N-type layer is grown that acts as the intrinsic base for both an PNP transistor and as the collector for an NPN transistor. The extrinsic base for the NPN is then formed and the emitter, collector and ohmic contact regions are next selectively masked and implanted. Conductive metal is then formed between protecting oxide to complete the complementary vertical bipolar junction transistors.Type: GrantFiled: March 2, 2000Date of Patent: June 11, 2002Assignee: The United States of America as represented by the Secretary of the NavyInventor: Eric N. Cartagena
-
Patent number: 6388304Abstract: The present invention is a semiconductor device having an element isolation structure of STI, in which after the formation of the STI trench, a silicon nitride film is left over only on the side wall portion of the trench, to form a side wall. Further, ions are implanted from the bottom surface of the trench on which the side wall is formed, and thus a high-concentration punch-through suppression region having the same conductivity as that of the substrate (or well) and a concentration higher that the impurity concentration of the other section close to the substrate (or well), is formed selectively only in the section of the substrate (or well) which is near the bottom surface of the trench. In this manner, the punch-through suppression region can be formed only in the bottom portion of the STI in a self-alignment manner by the thickness of the side wall.Type: GrantFiled: April 27, 2001Date of Patent: May 14, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Fumitomo Matsuoka, Kunihiro Kasai
-
Patent number: 6376883Abstract: The present invention relates to a method of manufacturing a capacitor in a BICMOS integrated circuit manufacturing technology, including the steps of depositing, on a thick oxide region, a polysilicon layer corresponding to a MOS transistor gate electrode; successively depositing a base polysilicon layer and a silicon oxide layer; forming an opening in these last two layers; performing a thermal anneal in an oxidizing atmosphere; depositing a silicon nitride layer and a spacer polysilicon layer; depositing an emitter polysilicon layer; and making a contact with the base polysilicon layer and a contact with the emitter polysilicon layer.Type: GrantFiled: November 28, 2000Date of Patent: April 23, 2002Assignee: SGS-Thomson Microelectronics S.A.Inventor: Yvon Gris
-
Patent number: 6365957Abstract: An object of the present invention is to provide a lateral bipolar transistor having a high current driving capacity and a high current amplification factor as well as a high cut-off frequency. A device area 13 surrounded by an isolating insulation layer is formed on the surface of a semiconductor substrate 11. A base area 15 is formed in the device area 13 to a specified depth from the surface of the semiconductor substrate 11. A core insulation layer 25 is formed in the base area 15 with a depth shallower than the base area 15 from the surface of the semiconductor substrate 11. Around the core insulation layer 25, there are formed emitter areas 26. A collector area 17 is formed at a specified distance from the emitter area 26. Since the bottom area of the emitter area 26 is reduced by being provided with the core insulation layer 25 without reducing the side area of the emitter area 26, the current driving capacity and the current amplification factor of the transistor are thus improved.Type: GrantFiled: August 22, 2000Date of Patent: April 2, 2002Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Miyakawa
-
Publication number: 20020036333Abstract: An integrated circuit device includes a semiconductor substrate, an NMOS, a PMOS contiguous with the NMOS, and a composite pnp bipolar junction transistor contiguous with the NMOS. The composite pnp bipolar junction transistor includes a lateral npn bipolar junction transistor having a first current gain, and a lateral pnp bipolar junction transistor having a second current gain, wherein the current gain of the composite pnp bipolar junction transistor equals the first current gain multiplied by the second current gain.Type: ApplicationFiled: February 15, 2000Publication date: March 28, 2002Inventors: Shyh-Chyi Wong, Wen-Ying Wen
-
Patent number: 6346737Abstract: A process which includes forming trench structures (28) in a substrate (12) as part of both the STI isolation structure and the LOCOS/STI isolation structure. Thereafter, a field oxide (34a) is formed which simultaneously forms a portion of the STI isolation structure and a portion of the LOCOS/STI isolation structure. Consequently, three different isolation structures may be formed without requiring a substantial increase in the complexity or number of processing steps.Type: GrantFiled: July 2, 1998Date of Patent: February 12, 2002Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Masaaki Higashitani, Hao Fang
-
Patent number: 6337494Abstract: Disclosed is a super self-aligned heterojunction bipolar transistor which is capable of miniaturizing an element, simplifying the process step thereof without using a trench isolation process and a sophisticated selective epitaxial growth (SEG) processes. According to this invention, the sophisticated isolation and the SEG techniques are derived by using simple and popular processes. The base layer has multi-layer structure being made of a Si, an undoped SiGe, a SiGe doped a p-type impurity in-situ and Si. Also, the selective epitaxial growth is not required. Thus, it can be less prone to a flow of leakage current or an emitter-base-collector short effect.Type: GrantFiled: August 21, 1998Date of Patent: January 8, 2002Assignee: Electronics and Telecommunications Research InstituteInventors: Byung Ryul Ryum, Deok Ho Cho, Tae Hyeon Han, Soo Min Lee
-
Publication number: 20010015470Abstract: A bipolar transistor is vertically isolated from underlying silicon by an isolation layer of conductivity type opposite that of the collector. This isolation layer lies beneath the heavily doped buried layer portion of the collector, and is formed either by ion implantation prior to epitaxial growth of well regions, or by high energy ion implantation into the substrate prior to formation of the well and the heavily doped buried collector layer. Utilization of trench lateral isolation extending into the semiconductor material beyond the isolation layer permits blanket implant of the isolation layer, obviating the need for an additional masking step.Type: ApplicationFiled: February 5, 2001Publication date: August 23, 2001Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Haydn James Gregory
-
Patent number: 6265276Abstract: A complementary bipolar transistor device, made of two separate conductive films such as two highly doped polysilicon films of opposite conductivity types. The doped polysilicon film is used for a base of NPN transistor and an emitter of a PNP transistor whereas the other doped polysilicon film is used for emitter of the NPN and a base of the PNP. The resulting base and emitter isolating structure is easy to fabricate, and self-aligned to the advantage of size reduction of individual devices.Type: GrantFiled: January 28, 1999Date of Patent: July 24, 2001Assignee: Sony CorporationInventor: Hiroyuki Miwa
-
Patent number: 6255699Abstract: A method of forming a pillar CMOS FET device, especially an inverter, and the device so formed is provided. The method includes forming abutting N wells and P wells in a silicon substrate and then forming N+ and P+ diffusions in the P and N wells respectively. A unitary pillar of the epitaxial silicon is grown on the substrate having a base at the substrate overlying both the N and P wells and preferably extending at least from said N+ diffusion to said P+ diffusion in said substrate. The pillar terminates at a distal end. An N well is formed on the side of the pillar overlying the N well in the substrate and a P well is formed on the side of the distal end of the pillar overlying the P well on the substrate and abuts the N well in the pillar. A P+ diffusion is formed in the N well in the pillar adjacent the distal end and a N+ diffusion is formed in the P well in the pillar adjacent the distal end.Type: GrantFiled: May 1, 2000Date of Patent: July 3, 2001Assignee: International Business Machines CorporationInventors: John A. Bracchitta, Jack A. Mandelman, Stephen A. Parke, Matthew R. Wordeman
-
Patent number: 6159414Abstract: Large composite structures are produced using a vacuum assisted resin transfer molding process. The structures incorporate cores, which may be hollow cells or foam blocks. A plurality of cores, each of which may be wrapped with a fiber material, is arranged in a layer on a mold with a fiber material arranged to form face skins. The assembly is sealed under a vacuum bag to a mold surface. One or more main feeder conduits are provided in communication with a resin distribution network of smaller channels which facilitates flow of uncured resin into and through the fiber material. The resin distribution network may comprise a network of grooves formed in the surfaces or the cores and/or rounded corners of the cores. The network of smaller channels may also be provided between the vacuum bag and the fiber material, either integrally in the vacuum bag or via a separate distribution medium.Type: GrantFiled: March 31, 1999Date of Patent: December 12, 2000Assignee: TPI Composites Inc.Inventors: George C. Tunis, III, Steven J. Winckler
-
Patent number: 6049131Abstract: A method and the device produced by the method of selective refractory metal growth/deposition on exposed silicon, but not on the field oxide is disclosed. The method includes preconditioning a wafer in a DHF dip followed by the steps of 1) selectively depositing a refractory metal on the exposed surfaces of the silicon substrate by reacting a refractory metal halide with the exposed surfaces of said silicon substrate; 2) limiting silicon substrate consumption by reacting the refractory metal halide with a silicon containing gas; and 3) further increasing the refractory metal thickness by reacting the refractory metal halide with hydrogen. Through an adequate pretreatment and selection of the parameters of 1) temperature; 2) pressure; 3) time; 4) flow and 5) flow ratio during each of the deposition steps, this invention adequately addresses the difficulties of uneven n+ versus p+ (source/drain) growth, deep consumption/encroachment by the refractory metal into silicon regions (e.g.Type: GrantFiled: July 3, 1997Date of Patent: April 11, 2000Assignee: International Business Machines CorporationInventors: Stephen Bruce Brodsky, Richard Anthony Conti, Seshadri Subbanna
-
Patent number: 6011297Abstract: A semiconductor device having the base region surrounded by at least two continuous slots. The collector region is surrounded by at least one continuous slot formed as a continuation of one of the at least two continuous slots surrounding the base region. The portions of the slots that are over the buried layer extends beyond the surface of the buried layer and the portions of the slots not over the buried layer extends beyond the interface between the epitaxial layer and the substrate. The slots are filled with either polysilicon or tungsten. The base region terminates on the surface of the innermost slot surrounding the base region. The boundary of the base region terminates substantially perpendicular to the surface of the surrounding slot.Type: GrantFiled: July 18, 1997Date of Patent: January 4, 2000Assignee: Advanced Micro Devices,Inc.Inventor: D. Michael Rynne
-
Patent number: 5966598Abstract: The invention provides a trench isolation structure comprising a semiconductor region, a first insulation film formed on a top surface of the semiconductor region, a trench groove extending vertically from the first insulation film into the semiconductor region so that a bottom of the trench groove lies below an interface between the first insulation film and the semiconductor region, and an inter-layer insulator being formed which resides not only on the first insulation film but also within the trench groove so that the inter-layer insulator fills up the trench groove.The present invention still further provides a method for forming a trench isolation in a semiconductor region. The method comprises the following steps. A first insulation film is formed on a top surface of a semiconductor region.Type: GrantFiled: August 15, 1997Date of Patent: October 12, 1999Assignee: NEC CorporationInventor: Toru Yamazaki
-
Patent number: 5955775Abstract: A complementary bipolar transistor device, made of two separate conductive films such as two highly doped polysilicon films of opposite conductivity types. The doped polysilicon film is used for a base of NPN transistor and an emitter of a PNP transistor whereas the other doped polysilicon film is used for emitter of the NPN and a base of the PNP. The resulting base and emitter isolating structure is easy to fabricate, and self-aligned to the advantage of size reduction of individual devices.Type: GrantFiled: July 12, 1995Date of Patent: September 21, 1999Assignee: Sony CorporationInventor: Hiroyuki Miwa
-
Patent number: 5949125Abstract: Narrow and wide, planar field isolation region (72, 74, 152, 172, 182) is formed by forming trenches (52, 54) within a substrate (10). For wide, planar field isolation regions (72, 152, 172, 182), the trenches (52) define at least one mesa (76, 150, 170, 180) within the field isolation region (72, 152, 172, 182). The trenches (52, 54) are filled with a material (62) that is polished or etched to form the planar field isolation region (72, 74, 152, 172, 182) where the wide, planar field isolation regions (72, 152, 172, 182) include the mesa(s) (76, 150, 170, 180). Etching can be used or by polishing with minimal, if any, dishing occurs because the widths of the trenches (52, 54) are kept relatively narrow (usually no more than five microns wide). Mesas (180) within a wide, planar field isolation region (182) can form linguistic characters to better identify the part number or mask set of the device.Type: GrantFiled: April 10, 1997Date of Patent: September 7, 1999Assignee: Motorola, Inc.Inventor: George R. Meyer
-
Patent number: 5945726Abstract: A substantially concentric lateral bipolar transistor having a base region that is disposed about a periphery of an emitter region, and a collector region that is disposed about a periphery of the base region to form the concentric lateral bipolar transistor of the invention. A gate overlies the substrate and at least a portion of the base region. At least one electrical contact is formed connecting the base and the gate, although a plurality of contacts may be formed. A further bipolar transistor is formed according to the following method of the invention. A base region is formed in a substrate and a gate region is formed overlying at least a portion of the base region. Emitter and collector terminals are formed on opposed sides of the base region. The gate is used as a mask during first and second ion implants.Type: GrantFiled: December 16, 1996Date of Patent: August 31, 1999Assignee: Micron Technology, Inc.Inventors: Kirk D. Prall, Mike P. Violette
-
Patent number: 5915186Abstract: In a semiconductor device manufacturing method for forming first and second bipolar transistors on a semiconductor substrate 1, a link base layer 5 for connecting a graft base layer (graft base layer 8) of the first bipolar transistor and an intrinsic base layer 12 to each other, and at least a part of a base layer 6 of the second bipolar transistor are formed simultaneously with each other, and then the link base layer 5 in a region where the intrinsic base layer 12 will be formed is removed by an etching treatment, and then by a selective epitaxial growth method, the intrinsic base layer 12 is formed in the region where the link base layer 5 is removed.Type: GrantFiled: December 18, 1997Date of Patent: June 22, 1999Assignee: Sony CorporationInventor: Takayuki Gomi
-
Patent number: 5892264Abstract: A fabrication process for dielectrically isolated high frequency complementary analog bipolar and CMOS transistors. Polysilicon extrinsic bases, polysilicon emitters with sidewall spacers formed after intrinsic base formation provides high current gain, large emitter-to-base breakdown voltage, large Early voltage, and high cutoff frequency.Type: GrantFiled: January 21, 1997Date of Patent: April 6, 1999Assignee: Harris CorporationInventors: Christopher K. Davis, George Bajor, James D. Beasom, Thomas L. Crandell, Taewon Jung, Anthony L. Rivoli
-
Patent number: 5789769Abstract: A trench isolation structure includes a semiconductor region, a first insulation film on a top surface of the semiconductor region, a trench groove extending vertically from the first insulation film into the semiconductor region so that a bottom of the trench groove lies below an interface between the first insulation film and the semiconductor region, and an inter-layer insulator on the first insulation film and within the trench groove so that the inter-layer insulator fills up the trench groove.Type: GrantFiled: January 24, 1996Date of Patent: August 4, 1998Assignee: NEC CorporationInventor: Toru Yamazaki
-
Patent number: 5714793Abstract: A method is described for fabricating a complementary, vertical bipolar sconducting structure. An N+ silicon island and a P+ silicon island separated by a first oxide layer are formed on a sapphire substrate. An NPN junction device is formed on the N+ silicon island by epitaxially growing an N-type silicon layer on the N+ silicon island. Then, a P region is created in the N-type silicon layer. An N+ region created in the P region completes the NPN junction device. Similarly, a PNP junction device is formed by epitaxially growing a P-type silicon layer on the P+ silicon island. Then, an N region is created in the P-type silicon layer. A P+ region created in the N region completes the PNP junction device.Type: GrantFiled: August 21, 1996Date of Patent: February 3, 1998Assignee: The United States of America as represented by the Secretary of the NavyInventors: Eric N. Cartagena, Howard W. Walker
-
Patent number: 5670394Abstract: The present invention teaches a method for fabricating a bipolar junction transistor ("BJT") from a semiconductor substrate having a base region, wherein the BJT comprises an increased Early voltage. The method initially comprises the step of forming a patterned interlevel dielectric layer superjacent the substrate such that a segment of the substrate is exposed. Subsequently, a contact comprising a material having a grain size smaller than polycrystalline silicon is formed superjacent the patterned interlevel dielectric layer and the segment of the substrate exposed. The contact is then implanted with a dopant. Once implanted, the substrate is annealed to enable the dopant to diffuse from the contact into the base region impeded by the grain size to form an emitter region and thereby increase the Early voltage of the bipolar junction transistor.Type: GrantFiled: October 3, 1994Date of Patent: September 23, 1997Assignee: United Technologies CorporationInventors: Rick C. Jerome, Ian R. C. Post