With Field Electrode Under Or On A Side Edge Of Amorphous Semiconductor Material (e.g., Vertical Current Path) Patents (Class 257/60)
-
Publication number: 20120199838Abstract: A manufacturing method of a thin film transistor array panel includes: simultaneously forming a gate conductor and a first electrode on a substrate, using a non-peroxide-based etchant; forming a gate insulating layer on the gate conductor and the first electrode; forming a semiconductor, a source electrode, and a drain electrode on the gate insulating layer; forming a passivation layer on the semiconductor, the source electrode, and the drain electrode; and forming a second electrode layer on the passivation layer.Type: ApplicationFiled: December 2, 2011Publication date: August 9, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong Min PARK, Dong-Won WOO, Je Hyeong PARK, Sang Gab KIM, Jung-Soo LEE, Ji-Hyun KIM
-
Publication number: 20120199839Abstract: It is an object of the present invention to provide an organic transistor having a low drive voltage. It is also another object of the present invention to provide an organic transistor, in which light emission can be obtained, which can be manufactured simply and easily. According to an organic light-emitting transistor, a composite layer containing an organic compound having a hole-transporting property and a metal oxide is used as part of the electrode that injects holes among source and drain electrodes, and a composite layer containing an organic compound having an electron-transporting property and an alkaline metal or an alkaline earth metal is used as part of the electrode that injects electrons, where either composite layer has a structure of being in contact with an organic semiconductor layer.Type: ApplicationFiled: April 16, 2012Publication date: August 9, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu FURUKAWA, Ryota IMAHAYASHI
-
Publication number: 20120193631Abstract: This invention discloses a semiconductor wafer for manufacturing electronic circuit thereon. The semiconductor substrate further includes an etch-back indicator that includes trenches of different sizes having polysilicon filled in the trenches and then completely removed from some of the trenches of greater planar trench dimensions and the polysilicon still remaining in a bottom portion in some of the trenches having smaller planar trench dimensions.Type: ApplicationFiled: March 27, 2012Publication date: August 2, 2012Inventors: Yu Wang, Tiesheng Li, Sung-Shan Tai, Hong Chang
-
Publication number: 20120187407Abstract: Disclosed are a thin film transistor and a method of manufacturing the thin film transistor. An electrode layer of the thin film transistor includes a seed layer formed of a transparent conductive material doped with indium gallium zinc oxide (IGZO) and a main layer formed of a transparent conductive material. The thin film transistor includes a substrate, a gate electrode on the substrate, a gate insulation film on the substrate to cover the gate electrode, a semiconductor layer disposed on the gate insulation film in a region corresponding to the gate electrode, an electrode layer having a double layer structure and disposed on the gate insulation film in a manner such that a topside portion of the semiconductor layer is exposed through the electrode layer, and a passivation layer on the gate insulation film to cover the semiconductor layer and the electrode layer.Type: ApplicationFiled: February 10, 2011Publication date: July 26, 2012Applicant: SNU R&DB FOUNDATIONInventors: Sung Hwan Choi, Min Koo Han
-
Publication number: 20120188478Abstract: An object is to reduce the number of photomasks used for manufacturing a transistor and manufacturing a display device to less than the conventional one. The display device is manufactured through, in total, three photolithography steps including one photolithography step which serves as both a step of forming a gate electrode and a step of forming an island-like semiconductor layer, one photolithography step of forming a contact hole after a planarization insulating layer is formed, and one photolithography step which serves as both a step of forming a source electrode and a drain electrode and a step of forming a pixel electrode.Type: ApplicationFiled: January 13, 2012Publication date: July 26, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Hideaki KUWABARA
-
Publication number: 20120181543Abstract: Disclosed are a flexible semiconductor device and manufacturing method therefor whereby the capacitances of capacitor parts of semiconductor elements and the like can be increased while decreasing parasitic capacitances that arise between multilevel interconnections. The disclosed flexible semiconductor device is provided with an insulating film on which a semiconductor element is formed. The top and bottom surfaces of the insulating film have a top wiring pattern layer and a bottom wiring pattern layer, respectively. The semiconductor element comprises: a semiconductor layer formed on the top surface of the insulating film; a source electrode and a drain electrode formed on the top surface of the insulating film so as to contact the semiconductor layer; and a gate electrode formed on the bottom surface of the insulating film so as to be opposite the semiconductor layer.Type: ApplicationFiled: April 14, 2011Publication date: July 19, 2012Inventors: Takashi Ichiryu, Seiichi Nakatani, Koichi Hirano
-
Publication number: 20120175621Abstract: According to an aspect of the invention, a method is provided for manufacturing electronic components. A conducting element comprising a first portion, a second portion and a third portion between the first portion and the second portion is provided. Thermally responsive dielectric material is added at least onto the third portion of the conducting element. Electric current is supplied between the first portion and the second portion of the conducting element causing ohmic heating to affix dielectric material located on the third portion to the third portion. Non-thermally-affixed dielectric material is removed.Type: ApplicationFiled: July 3, 2009Publication date: July 12, 2012Applicant: UPM RAFLATAC OYInventors: Tomas Bäcklund, Kaisa Lilja, Timo Joutsenoja
-
Patent number: 8211758Abstract: It is an object to provide an SGT production method capable of obtaining a structure for reducing a resistance of a gate, a desired gate length, desired source and drain configurations and a desired diameter of a pillar-shaped semiconductor.Type: GrantFiled: February 3, 2010Date of Patent: July 3, 2012Assignee: Unisantis Electronics Singapore PTE Ltd.Inventors: Fujio Masuoka, Shintaro Arai, Hiroki Nakamura, Tomohiko Kudo
-
Publication number: 20120161139Abstract: A semiconductor circuit capable of controlling and holding the threshold voltage of a transistor at an optimal level and a driving method thereof are disclosed. A storage device, a display device, or an electronic device including the semiconductor circuit is also provided. The semiconductor circuit comprises a diode and a first capacitor provided in a node to which a transistor to be controlled is connected through its back gate. This structure allows the application of desired voltage to the back gate so that the threshold voltage of the transistor is controlled at an optimal level and can be held for a long time. A second capacitor connected in parallel with the diode is optionally provided so that the voltage of the node can be changed temporarily.Type: ApplicationFiled: December 5, 2011Publication date: June 28, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masami ENDO, Kazuaki OHSHIMA
-
Patent number: 8203211Abstract: Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device may include cell arrays having a plurality of conductive patterns having a line shape three dimensionally arranged on a semiconductor substrate, the cell arrays being separated from one another; semiconductor patterns extending from the semiconductor substrate to cross sidewalls of the conductive patterns; common source regions provided in the semiconductor substrate under a lower portion of the semiconductor patterns in a direction in which the conductive patterns extend; a first impurity region provided in the semiconductor substrate so that the first impurity region extends in a direction crossing the conductive patterns to electrically connect the common source regions; and a first contact hole exposing a portion of the first impurity region between the separated cell arrays.Type: GrantFiled: April 6, 2010Date of Patent: June 19, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jaehun Jeong, Hansoo Kim, Jaehoon Jang, Hoosung Cho, Kyoung-Hoon Kim
-
Patent number: 8202748Abstract: A manufacturing method of a liquid crystal display apparatus, including disposing a pair of substrates to face each other, on which no surface alignment control films are formed; sealing a liquid crystal to which a polymerizable compound is added, between these substrates; polymerizing the polymerizable compound by irradiating UV rays when no voltage is applied; and forming a polymer near the surfaces of the substrates. The anchoring energy for the liquid crystal molecules on the substrate surface is controlled by controlling the composition, the adding amount and the polymerizing conditions of the polymerizable compound.Type: GrantFiled: November 15, 2010Date of Patent: June 19, 2012Assignee: Sharp Kabushiki KaishaInventors: Takashi Sasabayashi, Arihiro Takeda, Yoshio Koike, Takahiro Sasaki, Hidefumi Yoshida, Kazutaka Hanaoka
-
Patent number: 8203662Abstract: Provided is a thin-film transistor (TFT) substrate. The TFT substrate includes: an insulating substrate; a semiconductor pattern which is formed on the insulating substrate, the semiconductor pattern having a top surface and a bottom surface; a source electrode and a drain electrode which are disposed on the top and bottom surfaces of the semiconductor pattern, respectively; a gate electrode which is disposed alongside the semiconductor pattern with a gate insulating film interposed therebetween; a data line which is connected to the source electrode and extends in a first direction; a gate line which is connected to the gate electrode and extends in a second direction; and a pixel electrode which is connected to the drain electrode and is formed in a pixel region.Type: GrantFiled: September 30, 2009Date of Patent: June 19, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hoon Kang, Yun-Seok Lee, Jae-Sung Kim, Yang-Ho Jung, Young-Je Cho, Cheon-Jae Maeng, Woo-Geun Lee
-
Publication number: 20120146713Abstract: A transistor includes a first active layer having a first channel region and a second active layer having a second channel region. A first gate of the transistor is configured to control electrical characteristics of at least the first active layer and a second gate is configured to control electrical characteristics of at least the second active layer. A source electrode contacts the first and second active layers. A drain electrode also contacts the first and second active layers.Type: ApplicationFiled: June 23, 2011Publication date: June 14, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eok-su Kim, Sang-yoon Lee, Myung-kwan Ryu
-
Patent number: 8198632Abstract: A thin film transistor (TFT) substrate includes: a plurality of gate wirings; a plurality of data wirings insulatedly crossing the gate wirings to define a plurality of pixels; a plurality of common voltage lines formed along edges of pixels and mutually connected in an extending direction of the gate wirings; and a plurality of common electrodes formed at the pixel such that the plurality of common electrodes partially overlap with the common voltage line and mutually connected in an extending direction of the data wirings. A uniform common voltage can be stably applied on the entire surface of the TFT substrate.Type: GrantFiled: December 13, 2010Date of Patent: June 12, 2012Assignee: LG Display Co., Ltd.Inventors: Moo-Hyoung Song, Sung-Jin Hong, Seoung-Jin Park
-
Patent number: 8193925Abstract: A vehicle has a display device which widens the field of view (visible area) reflected by a side mirror or a back mirror mounted on the vehicle. To enable a driver driving the vehicle to confirm safety even when it is difficult for the driver to visually recognize some of objects surrounding the vehicle, a liquid crystal display device or an EL display device is provided in the side mirror (door mirror), the back mirror (room mirror) or in an interior portion of the vehicle. A camera is mounted on the vehicle and an image from the camera is displayed on the display device. Further, information read from a sensor (distance measuring sensor) having the function of measuring the distance to another vehicle, and a sensor (impact sensor) having the function of sensing an externally applied impact force larger than a predetermined value is displayed on the display device.Type: GrantFiled: August 8, 2011Date of Patent: June 5, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8188479Abstract: A pixel electrode structure includes a transparent substrate, a data line, a common line, a first array pixel, and a second array pixel disposed on the transparent substrate. The first/second array pixels respectively include a thin film transistor, a pixel electrode, and a gate line, and the common line is disposed at a lateral side of the gate line. A first via hole and a second via hole are respectively disposed on common line and in contact with an extending portion of the first thin film transistor and an extending portion of the second thin film transistor. A dummy line is disposed at a side of the data line, and a third via hole is disposed both on the dummy line and on the common line. The present invention can not only increase the aperture ratio of the pixel, but have a better stability of the common voltage signal.Type: GrantFiled: August 26, 2010Date of Patent: May 29, 2012Assignee: Century Display(Shenzhen)Co., Ltd.Inventor: Chih-Chung Liu
-
Publication number: 20120097961Abstract: Methods of anodizing aluminum using a hard mask and related embodiments of semiconductor devices are disclosed herein. Other methods and related embodiments are also disclosed herein.Type: ApplicationFiled: December 7, 2011Publication date: April 26, 2012Applicants: Arizona State UniversityInventors: Jovan Trujillo, Curtis Moyer
-
Publication number: 20120068183Abstract: To provide a power MISFET using oxide semiconductor. A gate electrode, a source electrode, and a drain electrode are formed so as to interpose a semiconductor layer therebetween, and a region of the semiconductor layer where the gate electrode and the drain electrode do not overlap with each other is provided between the gate electrode and the drain electrode. The length of the region is from 0.5 ?m to 5 ?m. In such a power MISFET, a power source of 100 V or higher and a load are connected in series between the drain electrode and the source electrode, and a control signal is input to the gate electrode.Type: ApplicationFiled: September 19, 2011Publication date: March 22, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yasuhiko Takemura
-
Publication number: 20120061676Abstract: A highly reliable transistor in which change in electrical characteristics is suppressed is provided. A highly reliable transistor in which change in electrical characteristics is suppressed is manufactured with high productivity. A display device with less image deterioration over time is provided. An inverted staggered thin film transistor which includes, between a gate insulating film and impurity semiconductor films functioning as source and drain regions, a semiconductor stacked body including a microcrystalline semiconductor region and a pair of amorphous semiconductor regions. In the microcrystalline semiconductor region, the nitrogen concentration on the gate insulating film side is low and the nitrogen concentration in a region in contact with the amorphous semiconductor is high. Further, an interface with the amorphous semiconductor has unevenness.Type: ApplicationFiled: September 7, 2011Publication date: March 15, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Yuji EGI, Tetsuhiro TANAKA, Toshiyuki ISA, Hidekazu MIYAIRI, Koji DAIRIKI, Yoichi KUROSAWA, Kunihiko SUZUKI
-
Publication number: 20120037912Abstract: A display device includes an infrared sensing transistor and a visible sensing transistor. The visible sensing transistor includes a semiconductor on a substrate; an ohmic contact on the semiconductor; an etch stopping layer on the ohmic contact; a source electrode and a drain electrode on the etch stopping layer; a passivation layer on the source electrode and the drain electrode; and a gate electrode on the passivation layer. The etch stopping layer may be composed of the same material as the source electrode and the drain electrode. The infrared sensing transistor is similar to the visible sensing transistor except the etch stopping layer is absent.Type: ApplicationFiled: August 11, 2011Publication date: February 16, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Cheol KIM, Sung-Ryul KIM, Yun-Jong YEO, Hong-Kee CHIN, Ki-Hun JEONG
-
Publication number: 20120037913Abstract: A thin-film transistor (TFT) and a method of manufacturing the same are disclosed herein. The TFT may include a gate electrode disposed on an insulating substrate, an insulating layer disposed on the insulating substrate and the gate electrode, an active layer pattern disposed on the insulating layer to overlap the gate electrode, a source electrode disposed on the insulating layer and at least part of which overlaps the active layer pattern, and a drain electrode which is separated from the source electrode and at least part of which overlaps the active layer pattern. A first ohmic contact layer pattern may be disposed between the active layer pattern and the source electrode and between the active layer pattern and the drain electrode. The first ohmic contact layer may have higher nitrogen content on its surface than in other portions of the first ohmic contact layer.Type: ApplicationFiled: June 23, 2011Publication date: February 16, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: O-Sung SEO, Seong-Hun KIM, Yang-Ho BAE, Jean-Ho SONG
-
Publication number: 20120025194Abstract: According to an aspect of the present invention, there is provided a thin-film transistor (TFT) sensor, including a bottom gate electrode on a substrate, an insulation layer on the bottom gate electrode, an active layer in a donut shape on the insulation layer, the active layer including a channel through which a current generated by a charged body flows, an etch stop layer on the active layer, the etch stop layer including a first contact hole and a second contact hole, and a source electrode and a drain electrode burying the first and second contact holes, the source and drain electrodes being disposed on the etch stop layer so as to face each other.Type: ApplicationFiled: July 19, 2011Publication date: February 2, 2012Inventors: Mu-Gyeom KIM, Chang-Mo Park
-
Publication number: 20120019496Abstract: A field-effect transistor (62a) has a back gate (62ag2). The back gate (62ag2), a cathode of a photodiode (62b), and a first end of a first capacitor (62c) are connected with each other via a first node (netA). An anode of the photodiode (62b) is connected with a first line (Vrst). A second end of the first capacitor (62c) is connected with a second line (Csn). A gate (62ag1) of the field-effect transistor (62a) is connected with a third line (Vrwn), and a drain of the filed-effect transistor (62a) is connected with a fourth line (Vsm). A source of the field-effect transistor (62a) is an output of an output amplifier (62a).Type: ApplicationFiled: October 27, 2009Publication date: January 26, 2012Applicant: Sharp Kabushiki KaishaInventors: Atsuhito Murai, Yoshiharu Kataoka, Takuya Watanabe, Hajime Imai, Hideki Kitagawa
-
Patent number: 8101952Abstract: A thin film transistor, a method of fabricating the same, and an organic light emitting diode display device including the same. The thin film transistor includes: a substrate; a semiconductor layer disposed on the substrate, including a channel region, source/drain regions, and a body contact region; a gate insulating layer disposed on the semiconductor layer so as to expose the body contact region; a gate electrode disposed on the gate insulating layer, so as to contact the body contact region; an interlayer insulating layer disposed on the gate electrode; and source/drain electrodes disposed on the interlayer insulating layer and electrically connected to the source/drain regions. The body contact region is formed in an edge of the semiconductor layer.Type: GrantFiled: March 23, 2009Date of Patent: January 24, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventors: Byoung-Keon Park, Jin-Wook Seo, Tae-Hoon Yang, Kil-Won Lee, Dong-Hyun Lee
-
Publication number: 20120007086Abstract: A thin film transistor substrate with an adhesive strength between a semiconductor layer and a source electrode, and between a semiconductor layer and a drain electrode; and an LCD device using the thin film transistor substrate. The thin film transistor substrate includes a substrate, a gate electrode on the substrate, a gate insulating film on the gate electrode, an active layer on the gate insulating film, an ohmic contact layer on the active layer, a barrier layer on the ohmic contact layer. The barrier layer is formed of a material layer containing Ge. A source electrode and a drain electrode are on the barrier layer. The source and drain electrodes are provided at a predetermined interval from each other.Type: ApplicationFiled: June 16, 2011Publication date: January 12, 2012Inventors: Jae Young Oh, Jae Kyun Lee
-
Publication number: 20120007092Abstract: Disclosed is a method for manufacturing a thin film transistor in which a semiconductor film in a channel portion is provided between a source electrode and a drain electrode, wherein a partition layer (a bank) can be appropriately formed. The method comprises the steps of: forming two underlying electrodes on an underlying layer; forming a partition layer on the surface of the underlying layer containing the two underlying electrodes so as to surround an area where the source electrode and the drain electrode are to be formed; forming the source electrode and the drain electrode by a plating method on the surfaces of the two underlying electrodes, which are surrounded by the partition layer; and applying semiconductor solution, in which a semiconductor material is dissolved or dispersed, to the area surrounded by the partition layer so that a semiconductor film is formed in the area.Type: ApplicationFiled: March 5, 2010Publication date: January 12, 2012Inventor: Jun Yamada
-
Publication number: 20120007091Abstract: A method for manufacturing a thin film transistor substrate including forming bus lines by etching a surface of a substrate to form bus line patterns and filling the bus line patterns with a bus line metal; forming a semiconductor channel layer at one portion of a pixel area defined by the bus lines; and forming source-drain electrodes on the semiconductor channel layer, a pixel electrode extending from the drain electrode within the pixel area, and a common electrode parallel with the pixel electrode. The bus lines are formed as being thicker but the bus lines are buried in the substrate so that the line resistance can be reduced and the step difference due to the thickness of bus line does not affect the device.Type: ApplicationFiled: June 9, 2011Publication date: January 12, 2012Inventors: Jungil Lee, Injae Chung, Joonyoung Yang, Gisang Hong
-
Patent number: 8089070Abstract: An imager apparatus and associated starting material are provided. In one embodiment, an imager is provided including a silicon layer of a first conductivity type acting as a junction anode. Such silicon layer is adapted to convert light to photoelectrons. Also included is a semiconductor well of a second conductivity type formed in the silicon layer for acting as a junction cathode. Still yet, a barrier is formed adjacent to the semiconductor well. In another embodiment, a starting material is provided including a first silicon layer and an oxide layer disposed adjacent to the first silicon layer. Also included is a second silicon layer disposed adjacent to the oxide layer opposite the first silicon layer. Such second silicon layer is further equipped with an associated passivation layer and/or barrier.Type: GrantFiled: February 13, 2007Date of Patent: January 3, 2012Assignee: California Institute of TechnologyInventor: Bedabrata Pain
-
Patent number: 8084811Abstract: Power devices with super junctions and associated methods of manufacturing are disclosed herein. In one embodiment, a method for forming a power device includes forming an epitaxial layer on a substrate material and forming a trench in the epitaxial layer. The trench has a first sidewall, a second sidewall, and a bottom between the first and second sidewalls. The method also includes forming an insulation material on at least one of the first and second sidewalls of the trench and diffusing a dopant into the epitaxial layer via at least one of the first and second sidewalls of the trench via the insulation material.Type: GrantFiled: October 8, 2009Date of Patent: December 27, 2011Assignee: Monolithic Power Systems, Inc.Inventors: Donald R. Disney, Michael R. Hsing
-
Publication number: 20110309876Abstract: A thin film transistor is provided that includes a gate electrode, a source electrode, and a drain electrode, an oxide semiconductor active layer formed over the gate electrode, a fixed charge storage layer formed over a portion of the oxide semiconductor active layer, and a fixed charge control electrode formed over the fixed charged storage layer.Type: ApplicationFiled: June 7, 2011Publication date: December 22, 2011Applicant: SONY CORPORATIONInventors: Yasuhiro Terai, Eri Fukumoto, Toshiaki Arai
-
Patent number: 8076701Abstract: A method of making nanostructures using a self-assembled monolayer of organic spheres is disclosed. The nanostructures include bowl-shaped structures and patterned elongated nanostructures. A bowl-shaped nanostructure with a nanorod grown from a conductive substrate through the bowl-shaped nanostructure may be configured as a field emitter or a vertical field effect transistor. A method of separating nanoparticles of a desired size employs an array of bowl-shaped structures.Type: GrantFiled: February 8, 2008Date of Patent: December 13, 2011Assignee: Georgia Tech Research CorporationInventors: Zhong L. Wang, Christopher J. Summers, Xudong Wang, Elton D Graugnard, Jeffrey King
-
Publication number: 20110297948Abstract: An organic light-emitting display is disclosed. In one embodiment, the display includes i) a substrate, ii) a thin film transistor formed on the substrate, and comprising i) a gate electrode, ii) an active layer electrically insulated from the gate electrode, and iii) source and drain electrodes that are electrically connected to the active layer and iii) a first electrode electrically connected to the thin film transistor. The display further includes an intermediate layer formed on the first electrode and comprising an organic emission layer and a second electrode formed on the intermediate layer, wherein the source electrode or the drain electrode has an optical blocking portion extending in the direction of substrate thickness.Type: ApplicationFiled: March 23, 2011Publication date: December 8, 2011Applicant: Samsung Mobile Display Co. Ltd.Inventors: Jong-Han Jeong, Steve Y.G. Mo, Eun-Hyun Kim, Hyun-Sun Park
-
Patent number: 8063404Abstract: A semiconductor memory device positioned on an SOI substrate. A semiconductor memory device includes two transistors with three terminals which serve as a source, a reading drain and a writing drain, respectively. The writing drain is heavily-doped for high writing efficiency. A floating body region for storing charges is also heavily-doped to reach long data retention time.Type: GrantFiled: March 31, 2010Date of Patent: November 22, 2011Assignee: Nanya Technology Corp.Inventor: Shing-Hwa Renn
-
Publication number: 20110266543Abstract: The present invention provides a circuit board that includes top gate TFTs and bottom gate TFTs formed on the same substrate and that can improve reliability of these TFTs.Type: ApplicationFiled: May 19, 2008Publication date: November 3, 2011Inventor: Hiroyuki Moriwaki
-
Patent number: 8048740Abstract: In one embodiment, a vertical MOS transistor is formed without a thick field oxide and particularly without a thick field oxide in the termination region of the transistor.Type: GrantFiled: December 3, 2009Date of Patent: November 1, 2011Assignee: Semiconductor Components Industries, LLCInventor: Prasad Venkatraman
-
Publication number: 20110260171Abstract: A semiconductor device using an oxide semiconductor, with stable electric characteristics and high reliability. In a process for manufacturing a bottom-gate transistor including an oxide semiconductor film, dehydration or dehydrogenation is performed by heat treatment and oxygen doping treatment is performed. The transistor including the oxide semiconductor film subjected to the dehydration or dehydrogenation by the heat treatment and the oxygen doping treatment is a transistor having high reliability in which the amount of change in threshold voltage of the transistor by the bias-temperature stress test (BT test) can be reduced.Type: ApplicationFiled: April 21, 2011Publication date: October 27, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Publication number: 20110248275Abstract: One object of the present invention is reduction of off current of a thin film transistor. Another object of the present invention is improvement of electric characteristics of the thin film transistor. Further, another object of the present invention is improvement of image quality of the display device including the thin film transistor. The thin film transistor includes a semiconductor film containing germanium at a concentration greater than or equal to 5 at. % and less than or equal to 100 at. % or a conductive film which is provided over a gate electrode with the gate insulating film interposed therebetween and which is provided in an inner region of the gate electrode so as not to overlap with an end portion of the gate electrode, a film covering at least a side surface of the semiconductor film containing germanium at a concentration greater than or equal to 5 at. % and less than or equal to 100 at.Type: ApplicationFiled: June 23, 2011Publication date: October 13, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Publication number: 20110241009Abstract: A pixel structure includes a scan line, a data line, an active element, a first passivation layer, a second passivation layer and a pixel electrode. The data line includes a first data metal segment and a second data metal layer. The active element includes a gate electrode, an insulating layer, a channel layer, a source and a drain. The channel layer is positioned on the insulating layer above the gate electrode. The source and the drain are positioned on the channel layer. The source is coupled to the data line. The first passivation layer and the second passivation layer cover the active element and form a first contact hole to expose a part of the drain. The second passivation layer covers a part edge of the drain. The pixel electrode is disposed across the second passivation layer and coupled to the drain via the first contact hole.Type: ApplicationFiled: June 20, 2011Publication date: October 6, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Kuo-Lung Fang, Hsiang-Lin Lin, Chin-Yueh Liao
-
Publication number: 20110233555Abstract: It is an object to provide a semiconductor device for high power application which has good properties. A means for solving the above-described problem is to form a transistor described below. The transistor includes a source electrode layer; an oxide semiconductor layer in contact with the source electrode layer; a drain electrode layer in contact with the oxide semiconductor layer; a gate electrode layer part of which overlaps with the source electrode layer, the drain electrode layer, and the oxide semiconductor layer; and a gate insulating layer in contact with an entire surface of the gate electrode layer.Type: ApplicationFiled: March 14, 2011Publication date: September 29, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Masami Endo
-
Publication number: 20110215322Abstract: A thin film transistor includes a gate electrode formed on a substrate, a semiconductor pattern overlapped with the gate electrode, a source electrode overlapped with a first end of the semiconductor pattern and a drain electrode overlapped with a second end of the semiconductor pattern and spaced apart from the source electrode. The semiconductor pattern includes an amorphous multi-elements compound including a II B element and a VI A element or including a III A element and a V A element and having an electron mobility no less than 1.0 cm2/Vs and an amorphous phase, wherein the VI A element excludes oxygen. Thus, a driving characteristic of the thin film transistor may be improved.Type: ApplicationFiled: February 25, 2011Publication date: September 8, 2011Inventors: Jae-Woo Park, Je-Hun Lee, Seong-Jin Yeon, Yeon-Hong Kim
-
Publication number: 20110215332Abstract: A threshold voltage of a thin film transistor is adjusted. The thin film transistor is manufactured through the steps of: introducing a semiconductor material gas into a treatment chamber; forming a semiconductor film in the treatment chamber over a gate insulating layer provided covering a gate electrode; evacuating the semiconductor material gas in the treatment chamber; introducing rare gas into the treatment chamber; performing plasma treatment on the semiconductor film in the treatment chamber; forming an impurity semiconductor film over the semiconductor film; processing the semiconductor film and the impurity semiconductor film into island shapes, so that a semiconductor stack is formed; forming source and drain electrodes in contact with an impurity semiconductor layer included in the semiconductor stack. Argon is preferably used as the rare gas. The rare gas element is preferably contained in the semiconductor film at 2.5×1018 cm?3 or more.Type: ApplicationFiled: February 25, 2011Publication date: September 8, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Satoshi TORIUMI
-
Publication number: 20110215331Abstract: An object of the present invention to provide a highly reliable semiconductor device. Another object is to provide a manufacturing method of a highly reliable semiconductor device. Still another object is to provide a semiconductor device having low power consumption. Yet another object is to provide a manufacturing method of a semiconductor device having low power consumption. Furthermore, another object is to provide a semiconductor device which can be manufactured with high mass productivity. Another object is to provide a manufacturing method of a semiconductor device which can be manufactured with high mass productivity. An impurity remaining in an oxide semiconductor layer is removed so that the oxide semiconductor layer is purified to have an extremely high purity. Specifically, after adding a halogen element into the oxide semiconductor layer, heat treatment is performed to remove an impurity from the oxide semiconductor layer. The halogen element is preferably fluorine.Type: ApplicationFiled: February 25, 2011Publication date: September 8, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Hideyuki KISHIDA
-
Patent number: 8008656Abstract: An organic light-emitting transistor having a source electrode layer; a drain electrode layer facing the source electrode layer; an organic light-emitting layer formed between the source electrode layer and the drain electrode layer; a semiconductor layer formed between the organic light-emitting layer and the source electrode layer; and a gate electrode layer deposited to face through a gate insulation film to one face of the source electrode layer opposite to the other face facing the drain electrode layer. The organic light-emitting transistor further comprises: a charge-carrier suppression layer formed between the organic light-emitting layer and the source electrode layer to have an aperture; and a relay region formed between the charge-carrier suppression layer and the source electrode layer to relay charge-carriers from the source electrode layer to the aperture.Type: GrantFiled: August 28, 2007Date of Patent: August 30, 2011Assignee: Dai Nippon Printing Co., Ltd.Inventors: Kenji Nakamura, Takuya Hata, Atsushi Yoshizawa, Katsunari Obata, Hiroyuki Endoh
-
Publication number: 20110193090Abstract: A thin-film transistor (TFT) substrate includes a gate electrode, a gate insulation pattern, a channel pattern, a first organic insulation pattern, a source electrode and a drain electrode. The gate electrode is formed on a base substrate. The gate insulation pattern is formed on the gate electrode and is smaller than the gate electrode. The channel pattern is formed on the gate insulation pattern and the channel pattern is smaller than the gate electrode. The first organic insulation pattern is formed on the base substrate to cover the channel pattern, the gate insulation pattern and the gate electrode.Type: ApplicationFiled: April 20, 2011Publication date: August 11, 2011Inventor: Soo-Wan YOON
-
Publication number: 20110186851Abstract: Memory devices include a stack of interleaved conductive patterns and insulating patterns disposed on a substrate. A semiconductor pattern passes through the stack of conductive patterns and insulating patterns to contact the substrate, the semiconductor pattern having a graded grain size distribution wherein a mean grain size in a first portion of the semiconductor pattern proximate the substrate is less than a mean grain size in a second portion of the semiconductor pattern further removed from the substrate. The graded grain size distribution may be achieved, for example, by partial laser annealing.Type: ApplicationFiled: February 1, 2011Publication date: August 4, 2011Inventors: Yong-Hoon Son, Myoungbum Lee, Kihyun Hwang
-
Patent number: 7989899Abstract: A transistor, an inverter including the transistor, and methods of manufacturing the inverter and the transistor. A gate insulating layer of the transistor has a charge trap region. A threshold voltage may be moved in a positive (+) direction by trapping charges in the charge trap region. The transistor may be an enhancement mode oxide thin-film transistor (TFT) and may be used as an element of the inverter.Type: GrantFiled: April 29, 2009Date of Patent: August 2, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Huaxiang Yin, Ihun Song, Sunil Kim, Youngsoo Park
-
Publication number: 20110180803Abstract: Thin film transistors (TFTs) and methods of manufacturing the same. A TFT may include a floating channel on a surface of a channel and spaced apart from a source and a drain, and an insulating layer formed on the floating channel and designed to determine a distance between the floating channel and the source or the drain.Type: ApplicationFiled: January 26, 2011Publication date: July 28, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Eok-su Kim, Sang-yoon Lee, Myung-kwan Ryu, Kyung-bae Park
-
Patent number: 7985969Abstract: A field-effect transistor including an electrically conductive substrate; a first insulating film coating the electrically conductive substrate; a gate electrode disposed on the electrically conductive substrate with the first insulating film interposed therebetween; a source electrode; a drain electrode opposing the source electrode with the channel therebetween; a second insulating film covering the gate electrode; and a semiconductor layer having a width larger than a width of the gate electrode in the channel width direction and being partly provided on the gate electrode with the second insulating film interposed therebetween so that the gate electrode, the second insulating film, and the semiconductor layer are laminated in the channel.Type: GrantFiled: February 4, 2009Date of Patent: July 26, 2011Assignee: Canon Kabushiki KaishaInventors: Hideki Yoshinaga, Hideo Mori, Nobutaka Ukigaya, Nozomu Izumi
-
Publication number: 20110169006Abstract: Example embodiments are directed to oxide thin film transistors and methods of manufacturing the oxide thin film transistors. The oxide thin film transistor includes an active region in a gate insulation layer and under a source and a drain in a bottom gate structure, thus improving electrical characteristics of the oxide thin film transistor.Type: ApplicationFiled: January 12, 2011Publication date: July 14, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Joon Seok Park, Tae Sang Kim
-
Publication number: 20110163321Abstract: An NROM flash memory cell is implemented in an ultra-thin silicon-on-insulator structure. In a planar device, the channel between the source/drain areas is normally fully depleted. An oxide layer provides an insulation layer between the source/drain areas and the gate insulator layer on top. A control gate is formed on top of the gate insulator layer. In a vertical device, an oxide pillar extends from the substrate with a source/drain area on either side of the pillar side. Epitaxial regrowth is used to form ultra-thin silicon body regions along the sidewalls of the oxide pillar. Second source/drain areas are formed on top of this structure. The gate insulator and control gate are formed on top.Type: ApplicationFiled: March 18, 2011Publication date: July 7, 2011Inventor: Leonard Forbes