Three Or More Insulating Layers Patents (Class 257/637)
-
Publication number: 20140246760Abstract: A semiconductor device includes a III-nitride semiconductor substrate having a two-dimensional charge carrier gas at a depth from a main surface of the III-nitride semiconductor substrate. A surface protection layer is provided on the main surface of the III-nitride semiconductor substrate. The surface protection layer has charge traps in a band gap which exist at room temperature operation of the semiconductor device. A contact is provided in electrical connection with the two-dimensional charge carrier gas in the III-nitride semiconductor substrate. A charge protection layer is provided on the surface protection layer. The charge protection layer includes an oxide and shields the surface protection layer under the charge protection layer from radiation with higher energy than the bandgap energy of silicon nitride.Type: ApplicationFiled: March 1, 2013Publication date: September 4, 2014Inventors: Matthias Strassburg, Roman Knoefler
-
Patent number: 8823063Abstract: An SOI substrate having an SOI layer that can be used in practical applications even when a substrate with low upper temperature limit, such as a glass substrate, is used, is provided. A semiconductor device using such an SOI substrate, is provided. In bonding a single-crystal semiconductor layer to a substrate having an insulating surface or an insulating substrate, a silicon oxide film formed using organic silane as a material on one or both surfaces that are to form a bond is used. According to the present invention, a substrate with an upper temperature limit of 700° C. or lower, such as a glass substrate, can be used, and an SOI layer that is strongly bonded to the substrate can be obtained. In other words, a single-crystal semiconductor layer can be formed over a large-area substrate that is longer than one meter on each side.Type: GrantFiled: October 6, 2011Date of Patent: September 2, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideto Ohnuma, Tetsuya Kakehata, Yoichi Iikubo
-
Patent number: 8824165Abstract: An electronic package structure including at least one first electronic element, a second electronic element and a lead frame is provided. The second electronic element includes a body having a cavity. The first electronic element is disposed in the cavity. The lead frame has a plurality of leads. Each of the leads has a first end and a second end. The first end of at least one of the leads extends to the cavity to electrically connect the first electronic element.Type: GrantFiled: July 19, 2011Date of Patent: September 2, 2014Assignee: Cyntec Co. LtdInventors: Da-Jung Chen, Chau-Chun Wen, Chun-Tiao Liu
-
Publication number: 20140239462Abstract: Provided herein are multi-layer stacks for use in extreme ultraviolet lithography tailored to achieve optimum etch contrast to shrink features and smooth the edges of features while enabling use of an optical leveling sensor with little or reduced error. The multi-layer stacks may include an atomically smooth layer with an average local roughness of less than a monolayer, and one or more underlayers, which may be between a target layer to be patterned and a photoresist. Also provided are methods of depositing multi-layer stacks for use in extreme ultraviolet lithography.Type: ApplicationFiled: February 20, 2014Publication date: August 28, 2014Inventors: Nader Shamma, Thomas Mountsier, Donald Schlosser
-
Patent number: 8796783Abstract: Each gate structure formed on the substrate includes a gate dielectric, a gate conductor, a first etch stop layer, and a gate cap dielectric. A second etch stop layer is formed over the gate structures, gate spacers, and source and drain regions. A first contact-level dielectric layer and a second contact-level dielectric layer are formed over the second etch stop layer. Gate contact via holes extending at least to the top surface of the gate cap dielectrics are formed. Source/drain contact via holes extending to the interface between the first and second contact-level dielectric layers are subsequently formed. The various contact via holes are vertically extended by simultaneously etching exposed gate cap dielectrics and exposed portions of the first contact-level dielectric layer, then by simultaneously etching the first and second etch stop layers. Source/drain contact vias self-aligned to the outer surfaces gate spacers are thereby formed.Type: GrantFiled: February 26, 2013Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Su C. Fan, David V. Horak, Charles W. Koburger, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8796824Abstract: A semiconductor structure having a first corner includes a carrier, a first protective layer, a second protective layer, and a third protective layer. The carrier comprises a carrier surface having a protection-layered disposing zone. The first protective layer comprises a first surface having a first disposing zone, a first anti-stress zone and a first exposing zone, the first anti-stress zone is located at a corner of the first disposing zone, the second protective layer is disposed at the first disposing zone. The second protective layer comprises a second surface having a second disposing zone, a second anti-stress zone and a second exposing zone, the second anti-stress zone is located at a corner of the second disposing zone. The first anti-stress zone and the second anti-stress zone are located at the first corner. An area of the first anti-stress zone is not smaller than that of the second anti-stress zone.Type: GrantFiled: August 30, 2013Date of Patent: August 5, 2014Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Shyh-Jen Guo, You-Ming Hsu
-
Patent number: 8759952Abstract: An integrated circuit structure and a method of forming the same are provided. The method includes providing a surface; performing an ionized oxygen treatment to the surface; forming an initial layer comprising silicon oxide using first process gases comprising a first oxygen-containing gas and tetraethoxysilane (TEOS); and forming a silicate glass over the initial layer. The method may further include forming a buffer layer using second process gases comprising a second oxygen-containing gas and TEOS, wherein the first and the second process gases have different oxygen-to-TEOS ratio.Type: GrantFiled: January 25, 2012Date of Patent: June 24, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shiu-Ko JangJian, Wan-Ting Huang, Yu-Jen Chien, Phil Sun
-
Patent number: 8742418Abstract: A thin film transistor comprising: a substrate; a gate electrode on the substrate; a gate insulation film on the gate electrode; an oxide semiconductor layer on the gate insulation film; a channel protection film on the oxide semiconductor layer; source and drain electrodes on the channel protection film; and a passivation film on the source and drain electrodes, wherein, (a) each of the gate insulation film, and passivation film comprises a laminated structure and includes a first layer made of aluminum oxide and a second layer made of an insulation material including silicon, and (b) the passivation film covers edges of the oxide semiconductor layer. The transistor is capable of suppressing desorption of oxygen and from the oxide semiconductor layer and reducing the time for film formation thereof.Type: GrantFiled: May 7, 2013Date of Patent: June 3, 2014Assignee: Sony CorporationInventors: Narihiro Morosawa, Yasuhiro Terai, Toshiaki Arai
-
Patent number: 8722497Abstract: A silicon carbide semiconductor device (90), includes: 1) a silicon carbide substrate (1); 2) a gate electrode (7) made of polycrystalline silicon; and 3) an ONO insulating film (9) sandwiched between the silicon carbide substrate (1) and the gate electrode (7) to thereby form a gate structure, the ONO insulating film (9) including the followings formed sequentially from the silicon carbide substrate (1): a) a first oxide silicon film (O) (10), b) an SiN film (N) (11), and c) an SiN thermally-oxidized film (O) (12, 12a, 12b). Nitrogen is included in at least one of the following places: i) in the first oxide silicon film (O) (10) and in a vicinity of the silicon carbide substrate (1), and ii) in an interface between the silicon carbide substrate (1) and the first oxide silicon film (O) (10).Type: GrantFiled: July 29, 2013Date of Patent: May 13, 2014Assignees: Nissan Motor Co., Ltd., Rohm Co., Ltd.Inventors: Satoshi Tanimoto, Noriaki Kawamoto, Takayuki Kitou, Mineo Miura
-
Patent number: 8716087Abstract: A silicon carbide semiconductor device (90), includes: 1) a silicon carbide substrate (1); 2) a gate electrode (7) made of polycrystalline silicon; and 3) an ONO insulating film (9) sandwiched between the silicon carbide substrate (1) and the gate electrode (7) to thereby form a gate structure, the ONO insulating film (9) including the followings formed sequentially from the silicon carbide substrate (1): a) a first oxide silicon film (O) (10), b) an SiN film (N) (11), and c) an SiN thermally-oxidized film (O) (12, 12a, 12b). Nitrogen is included in at least one of the following places: i) in the first oxide silicon film (O) (10) and in a vicinity of the silicon carbide substrate (1), and ii) in an interface between the silicon carbide substrate (1) and the first oxide silicon film (O) (10).Type: GrantFiled: July 29, 2013Date of Patent: May 6, 2014Assignees: Nissan Motor Co., Ltd., Rohm Co., Ltd.Inventors: Satoshi Tanimoto, Noriaki Kawamoto, Takayuki Kitou, Mineo Miura
-
Patent number: 8716842Abstract: A semiconductor device includes a dielectric layer in which zirconium, hafnium, and a IV group element are mixed. A method for fabricating a capacitor includes forming a bottom electrode, forming the dielectric layer and forming a top electrode over the dielectric layer.Type: GrantFiled: September 13, 2011Date of Patent: May 6, 2014Assignee: SK Hynix Inc.Inventors: Kee-Jeung Lee, Kwon Hong, Kyung-Woong Park, Ji-Hoon Ahn
-
Patent number: 8716155Abstract: Methods of improving charge trapping are disclosed. One such method includes forming an oxide-nitride-oxide tunnel stack and a silicon nitride layer on the oxide-nitride-oxide tunnel stack. This silicon nitride layer is implanted with ions. These ions may function as electron traps or as fields. The silicon nitride layer may be part of a flash memory device.Type: GrantFiled: September 11, 2012Date of Patent: May 6, 2014Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Deepak A. Ramappa, Kyu-Ha Shim
-
Publication number: 20140097469Abstract: Embodiments of a Silicon Nitride (SiN) passivation structure for a semiconductor device and methods of fabrication thereof are disclosed. In general, a semiconductor device includes a semiconductor body and a SiN passivation structure over a surface of the semiconductor body. In one embodiment, the SiN passivation structure includes one or more Hydrogen-free SiN layers on, and preferably directly on, the surface of the semiconductor body, a Hydrogen barrier layer on, and preferably directly on, a surface of the one or more Hydrogen-free SiN layers opposite the semiconductor body, and a Chemical Vapor Deposition (CVD) SiN layer on, and preferably directly on, a surface of the Hydrogen barrier layer opposite the one or more Hydrogen-free SiN layers. The Hydrogen barrier layer preferably includes one or more oxide layers of the same or different compositions. Further, in one embodiment, the Hydrogen barrier layer is formed by Atomic Layer Deposition (ALD).Type: ApplicationFiled: October 4, 2012Publication date: April 10, 2014Inventors: Helmut Hagleitner, Zoltan Ring
-
Patent number: 8686538Abstract: In order to improve the reliability of a semiconductor device having a fuse formed by a Damascene technique, a barrier insulating film and an inter-layer insulating film are deposited over a fourth-layer wiring and a fuse. The barrier insulating film is an insulating film for preventing the diffusion of Cu and composed of a SiCN film deposited by plasma CVD like the underlying barrier insulating film. The thickness of the barrier insulating film covering the fuse is larger than the thickness of the underlying barrier insulating film so as to improve the moisture resistance of the fuse.Type: GrantFiled: August 28, 2012Date of Patent: April 1, 2014Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Kyoko Sasahara, Taichi Hayamizu, Yuichi Kawano
-
Patent number: 8685832Abstract: Provided is a trench filling method, which includes: forming a silicon oxide liner on a semiconductor substrate with trenches formed therein, the trenches including narrow-width portions having a first minimum isolation width and wide-width portions having a second minimum isolation width being wider than the first minimum isolation width; forming an oxidation-barrier film on the silicon oxide liner; forming a silicon liner on the oxidation-barrier film; filling the narrow-width portions with a first filling material; filling the wide-width portions with a second filling material; and oxidizing the silicon liner.Type: GrantFiled: August 24, 2012Date of Patent: April 1, 2014Assignee: Tokyo Electron LimitedInventor: Masahisa Watanabe
-
Publication number: 20140061873Abstract: A method for processing a wafer in accordance with various embodiments may include: forming a passivation over the wafer; forming a protection layer over at least a surface of the passivation facing away from the wafer, wherein the protection layer includes a material that is selectively etchable to a material of the passivation; forming a mask layer over at least a surface of the protection layer facing away from the wafer, wherein the mask layer includes a material that is selectively etchable to the material of the protection layer; etching the wafer using the mask layer as a mask; selectively etching the material of the mask layer to remove the mask layer from the protection layer, after etching the wafer; and selectively etching the material of the protection layer to remove the protection layer from the passivation, after selectively etching the material of the mask layer.Type: ApplicationFiled: August 31, 2012Publication date: March 6, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Joachim Hirschler, Gudrun Stranzl
-
Publication number: 20140048866Abstract: An improved gate structure is provided whereby the gate structure is defined by a trench, the trench having a first oxide layer and a second oxide layer. The invention also provides methods for fabricating the gate structure of the invention defined by a trench having a first oxide layer and a second oxide layer.Type: ApplicationFiled: August 17, 2012Publication date: February 20, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Jeng Hwa Liao, Jung Yu Shieh, Ling Wuu Yang
-
Publication number: 20140001607Abstract: An integrated circuit includes a substrate and passivation layers. The passivation layers include a bottom dielectric layer formed over the substrate for passivation, a doped dielectric layer formed over the bottom dielectric layer for passivation, and a top dielectric layer formed over the doped dielectric layer for passivation.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Chi CHUANG, Kun-Ming HUANG, Hsuan-Hui HUNG, Ming-Yi LIN
-
Publication number: 20140001538Abstract: A method of forming a device is disclosed. The method includes providing a substrate and forming a device layer on the substrate having a formed thickness TFD. A capping layer is formed on the substrate having a formed thickness TFC. Forming the capping layer consumes a desired amount of the device layer to cause the thickness of the device layer to be about the target thickness TTD. The thickness of the capping layer is adjusted from TFC to about a target thickness TTC.Type: ApplicationFiled: September 5, 2013Publication date: January 2, 2014Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Sung Mun JUNG, Swee Tuck WOO, Sanford CHU, Liang Choo HSIA
-
Patent number: 8604552Abstract: A method for fabricating a semiconductor device, comprising: forming n-channel field-effect transistors on a silicon substrate; forming a first insulating film covering the field-effect transistors; shrinking the first insulating film; forming a second insulating film over the first insulating film; and shrinking the second insulating film, wherein the forming an insulating film covering the field-effect transistors and the shrinking the insulating film are repeated a plurality of time.Type: GrantFiled: September 28, 2009Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Tamotsu Owada, Hirofumi Watatani
-
Patent number: 8604618Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: GrantFiled: September 22, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8587128Abstract: A damascene structure includes a conductive layer, a first dielectric layer, a first barrier metal layer, a barrier layer, and a second barrier metal layer sequentially formed on the conductive layer. The first dielectric layer having a via therein. The barrier layer is comprised of a material different with that of the first barrier metal layer. A bottom of the barrier layer disposed on the via bottom is not punched through. The accomplished barrier layers will have lower resistivity on the via bottom in the first dielectric layer and they are capable of preventing copper atoms from diffusing into the dielectric layer.Type: GrantFiled: February 16, 2012Date of Patent: November 19, 2013Assignee: United Microelectronics CorporationInventors: Yu-Ru Yang, Chien-Chung Huang
-
Patent number: 8563390Abstract: A semiconductor device includes capacitors connected in parallel. Electrode active portions and a discharge active portion are defined on a semiconductor substrate, and capping electrodes are disposed respectively on the electrode active portions. A capacitor-dielectric layer is disposed between each of the capping electrodes and each of the electrode active portions that overlap each other. A counter doped region is disposed in the discharge active portion. A lower interlayer dielectric covers the entire surface of the semiconductor substrate. Electrode contact plugs respectively contact the capping electrodes through the lower interlayer dielectric, and a discharge contact plug contacts the counter doped region through the lower interlayer dielectric. A lower interconnection is disposed on the lower interlayer dielectric and contacts the electrode contact plugs and the discharge contact plug.Type: GrantFiled: April 23, 2013Date of Patent: October 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Myoungsoo Kim, Yoonkyung Choi, Eun Young Lee, Sungil Jo
-
Patent number: 8552537Abstract: A semiconductor device according to an embodiment, includes a dielectric film and an Si semiconductor part. The dielectric film is formed by using one of oxide, nitride and oxynitride. The Si semiconductor part is arranged below the dielectric film, having at least one element of sulfur (S), selenium (Se), and tellurium (Te) present in an interface with the dielectric film, and formed by using silicon (Si).Type: GrantFiled: August 23, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Satoshi Itoh, Hideyuki Nishizawa
-
Publication number: 20130249062Abstract: A method of forming an embedded film comprises depositing a first layer on a second layer that is disposed on a substrate and includes a material different from materials included in the first layer, forming an aperture through the first layer and into the second layer, the aperture having a side surface that includes an exposed portion of the first layer and an exposed portion of the second layer, bringing a material that includes organic molecules into contact with the exposed portion of the first layer and the exposed portion of the second layer to form a monomolecular film that covers the side surface, and forming the embedded film in the aperture with a material having a high enough affinity to the monomolecular film to substantially fill the aperture.Type: ApplicationFiled: March 6, 2013Publication date: September 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yasuhito YOSHIMIZU, Hisashi OKUCHI, Hiroshi TOMITA
-
Patent number: 8513808Abstract: Provided is a technique capable of improving the reliability of a semiconductor device having a slit made over a main surface of a semiconductor substrate, so as to surround each element formation region. In the technique, a second passivation film covers the side surface of an opening made to make the upper surface of a sixth-layer interconnection M6 used for bonding pads naked, and the inner walls (the side surfaces and the bottom surface) of a slit made to surround the circumference of a guard ring and made in a first passivation film, an insulating film for bonding, and an interlayer dielectric, so as to cause the bottom thereof not to penetrate through a barrier insulating film.Type: GrantFiled: April 27, 2011Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Takeshi Furusawa, Toshikazu Matsui, Takuro Homma
-
Publication number: 20130193565Abstract: Provided is a method for creating a mask blank that include a stop layer. The stop layer is optically compatible and process compatible with other layers included as part of the mask blanks. Such blanks may include EUV, phase-shifting, or OMOG masks. The stop layer includes molybdenum, silicon, and nitride in a proportion that allows for compatibility and aids in detection by a residual gas analyzer. Provided is also a method for the patterning of mask blanks with a stop layer, particularly the method for removing semi-transparent residue defects that may occur due to problems in prior mask creation steps. The method involves the detect of included materials with a residual gas analyzer. Provided is also a mask blank structure which incorporates the compatible stop layer.Type: ApplicationFiled: January 31, 2012Publication date: August 1, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Chiang Tu, Chun-Lang Chen, Boming Hsu, Tran-Hui Shen
-
Patent number: 8487412Abstract: For simplifying the dual-damascene formation steps of a multilevel Cu interconnect, a formation step of an antireflective film below a photoresist film is omitted. Described specifically, an interlayer insulating film is dry etched with a photoresist film formed thereover as a mask, and interconnect trenches are formed by terminating etching at the surface of a stopper film formed in the interlayer insulating film. The stopper film is made of an SiCN film having a low optical reflectance, thereby causing it to serve as an antireflective film when the photoresist film is exposed.Type: GrantFiled: April 6, 2011Date of Patent: July 16, 2013Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Kyoko Sasahara
-
Publication number: 20130147022Abstract: A semiconductor device may include an interlayer insulating layer containing hydrogen and a first passivation layer configured to prevent or inhibit an out-gassing of the hydrogen. In the method, a second passivation layer configured to control a warpage characteristic of a wafer may be formed on the first passivation layer.Type: ApplicationFiled: December 6, 2012Publication date: June 13, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Samsung Electronics Co., Ltd.
-
Patent number: 8461594Abstract: Provided are a thin film transistor that is capable of suppressing desorption of oxygen and others from an oxide semiconductor layer, and reducing the time to be taken for film formation, and a display device provided therewith. A gate insulation film 22, a channel protection layer 24, and a passivation film 26 are each in the laminate configuration including a first layer 31 made of aluminum oxide, and a second layer 32 made of an insulation material including silicon (Si). The first and second layers 31 and 32 are disposed one on the other so that the first layer 31 comes on the side of an oxide semiconductor layer 23. The oxide semiconductor layer 23 is sandwiched on both sides by the first layers 31 made of aluminum oxide, thereby suppressing desorption of oxygen and others, and stabilizing the electrical characteristics of a TFT 20.Type: GrantFiled: October 7, 2009Date of Patent: June 11, 2013Assignee: Sony CorporationInventors: Narihiro Morosawa, Yasuhiro Terai, Toshiaki Arai
-
Publication number: 20130134564Abstract: A semiconductor device implemented with structures to suppress leakage current generation during operation and a method of making the same is provided. The semiconductor device includes a semiconductor substrate of first conductivity type, a second insulation film, which has at least one aperture between first and second apertures, formed on top of a first insulation film. The semiconductor device layer structure accommodates tensile stress differences between device layers to suppress lattice dislocation defects during device manufacturing and thus improves device reliability and performance.Type: ApplicationFiled: November 7, 2012Publication date: May 30, 2013Inventor: Masahiko KUBO
-
Patent number: 8445382Abstract: A dual damascene process for forming conductive interconnects on an integrated circuit die. The process includes providing a layer (16) of porous, ultra low-k (ULK) dielectric material in which a via opening (30) is subsequently formed. A thermally degradable polymeric (“porogen”) material (42) is applied to the side wall sidewalls of the opening (30) such that the porogen material penetrates deeply into the porous ULK dielectric material (thereby sealing the pores and increasing the density thereof). Once a conductive material (36) has been provided with the opening (30) and polished back by means of chemical mechanical polishing (CMP), the complete structure is subjected to a curing step to cause the porogen material (44) with the ULK dielectric layer (16) to decompose and evaporate, thereby restoring the porosity (and low-k value) of the dielectric layer (16). Attached are a marked-up copy of the originally filed specification and a clean substitute specification in accordance with 37 C.F.R. §§1.Type: GrantFiled: March 20, 2006Date of Patent: May 21, 2013Assignee: NXP B.V.Inventor: Willem Frederik Adrianus Besling
-
Patent number: 8435882Abstract: The present invention may be a semiconductor device including of a fluorinated insulating film and a SiCN film deposited on the fluorinated insulating film directly, wherein a density of nitrogen in the SiCN film decreases from interface between the fluorinated insulating film and the SiCN film. In the present invention, the SiCN film that is highly fluorine-resistant near the interface with the CFx film and has a low dielectric constant as a whole can be formed as a hard mask.Type: GrantFiled: July 24, 2008Date of Patent: May 7, 2013Assignee: Tokyo Electron LimitedInventors: Takaaki Matsuoka, Kohei Kawamura
-
Patent number: 8431982Abstract: A semiconductor device includes capacitors connected in parallel. Electrode active portions and a discharge active portion are defined on a semiconductor substrate, and capping electrodes are disposed respectively on the electrode active portions. A capacitor-dielectric layer is disposed between each of the capping electrodes and each of the electrode active portions that overlap each other. A counter doped region is disposed in the discharge active portion. A lower interlayer dielectric covers the entire surface of the semiconductor substrate. Electrode contact plugs respectively contact the capping electrodes through the lower interlayer dielectric, and a discharge contact plug contacts the counter doped region through the lower interlayer dielectric. A lower interconnection is disposed on the lower interlayer dielectric and contacts the electrode contact plugs and the discharge contact plug.Type: GrantFiled: January 19, 2011Date of Patent: April 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Myoungsoo Kim, Yoonkyung Choi, Eun Young Lee, Sungil Jo
-
Patent number: 8431962Abstract: A nitride-based FET device that provides reduced electron trapping and gate current leakage. The device includes a relatively thick passivation layer to reduce traps caused by device processing and a thin passivation layer below the gate terminal to reduce gate current leakage. The device includes semiconductor device layers deposited on a substrate. A plurality of passivation layers are deposited on the semiconductor device layers, where at least two of the layers are made of a different dielectric material to provide an etch stop. One or more of the passivation layers can be removed using the interfaces between the layers as an etch stop so that the distance between the gate terminal and the semiconductor device layers can be tightly controlled, where the distance can be made very thin to increase device performance and reduce gate current leakage.Type: GrantFiled: December 7, 2007Date of Patent: April 30, 2013Assignee: Northrop Grumman Systems CorporationInventors: Benjamin Heying, Ioulia Smorchkova, Vincent Gambin, Robert Coffie
-
Publication number: 20130093064Abstract: A semiconductor process includes the following steps. A substrate is provided. A dielectric layer having a high dielectric constant is formed on the substrate, wherein the steps of forming the dielectric layer include: (a) a metallic oxide layer is formed; (b) an annealing process is performed to the metallic oxide layer; and the steps (a) and (b) are performed repeatedly. Otherwise, the present invention further provides a semiconductor structure formed by said semiconductor process.Type: ApplicationFiled: October 12, 2011Publication date: April 18, 2013Inventors: Chien-Liang Lin, Shao-Wei Wang, Yu-Ren Wang, Ying-Wei Yen
-
Patent number: 8421140Abstract: A capacitor structure and method of forming it are described. In particular, a high-K dielectric oxide is provided as the capacitor dielectric. The high-K dielectric is deposited in a series of thin layers and oxidized in a series of oxidation steps, as opposed to a depositing a single thick layer. Further, at least one of the oxidation steps is less aggressive than the oxidation environment or environments that would be used to deposit the single thick layer. This allows greater control over oxidizing the dielectric and other components beyond the dielectric.Type: GrantFiled: July 3, 2003Date of Patent: April 16, 2013Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Guy T. Blalock
-
Publication number: 20130075874Abstract: A semiconductor structure includes a substrate, an oxide layer, a metallic oxynitride layer and a metallic oxide layer. The oxide layer is located on the substrate. The metallic oxynitride layer is located on the oxide layer. The metallic oxide layer is located on the metallic oxynitride layer. In addition, the present invention also provides a semiconductor process for forming the semiconductor structure.Type: ApplicationFiled: September 26, 2011Publication date: March 28, 2013Inventors: Szu-Hao Lai, Yu-Ren Wang, Po-Chun Chen, Chih-Hsun Lin, Che-Nan Tsai, Chun-Ling Lin, Chiu-Hsien Yeh, Te-Lin Sun
-
Patent number: 8404584Abstract: The method of manufacturing the semiconductor device includes forming an insulating film above a semiconductor substrate, forming an opening in the insulating film, forming a conductive film above the insulating film with the opening formed, removing the conductive film above the insulating film to bury the conductive film in the opening, and processing a surface of the insulating film with a silicon compound including Si—N or Si—Cl.Type: GrantFiled: May 2, 2011Date of Patent: March 26, 2013Assignee: Fujitsu LimitedInventors: Tadahiro Imada, Kouta Yoshikawa
-
Patent number: 8394668Abstract: Oxide thin film, electronic devices including the oxide thin film and methods of manufacturing the oxide thin film, the methods including (A) applying an oxide precursor solution comprising at least one of zinc (Zn), indium (In) and tin (Sn) on a substrate, (B) heat-treating the oxide precursor solution to form an oxide layer, and (C) repeating the steps (A) and (B) to form a plurality of the oxide layers.Type: GrantFiled: March 28, 2011Date of Patent: March 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Baek Seon, Myung-Kwan Ryu, Kyung-Bae Park, Sang-Yoon Lee, Bon-Won Koo
-
Publication number: 20130049172Abstract: An insulating region for a semiconductor wafer and a method of forming same. The insulating region can include a tri-layer structure of silicon oxide, boron nitride and silicon oxide. The insulating region may be used to insulate a semiconductor device layer from an underlying bulk semiconductor substrate. The insulating region can be formed by coating the sides of a very thin cavity with silicon oxide, and filling the remainder of the cavity between the silicon oxide regions with boron nitride.Type: ApplicationFiled: October 26, 2012Publication date: February 28, 2013Applicants: International Business Machines Corporation, STMicroelectronics, Inc.Inventors: STMicroelectronics, Inc., International Business Machines Corporation
-
Patent number: 8378351Abstract: A thin film transistor using oxide semiconductor for a channel, which may be controlled such that threshold voltage is positive and may be improved in reliability is provided. The thin film transistor includes a gate electrode, a pair of source/drain electrodes, an oxide semiconductor layer forming a channel and provided between the gate electrode and the pair of source/drain electrodes, a first insulating film as a gate insulating film provided on the oxide semiconductor layer on a side near the gate electrode, and a second insulating film provided on the oxide semiconductor layer on a side near the pair of source/drain electrodes. One or both of the first insulating film and the second insulating film includes an aluminum oxide having a film density of 2.70 g/cm3 or more and less than 2.79 g/cm3.Type: GrantFiled: April 1, 2011Date of Patent: February 19, 2013Assignee: Sony CorporationInventors: Eri Fukumoto, Yasuhiro Terai, Narihiro Morosawa
-
Patent number: 8362596Abstract: A dielectric capping layer having a dielectric constant of less than 4.2 is provided that exhibits a higher mechanical and electrical stability to UV and/or E-Beam radiation as compared to conventional dielectric capping layers. Also, the dielectric capping layer maintains a consistent compressive stress upon post-deposition treatments. The dielectric capping layer includes a tri-layered dielectric material in which at least one of the layers has good oxidation resistance, is resistance to conductive metal diffusion, and exhibits high mechanical stability under at least UV curing. The low k dielectric capping layer also includes nitrogen content layers that contain electron donors and double bond electrons. The low k dielectric capping layer also exhibits a high compressive stress and high modulus and is stable under post-deposition curing treatments, which leads to less film and device cracking and improved device reliability.Type: GrantFiled: July 14, 2009Date of Patent: January 29, 2013Assignee: International Business Machines CorporationInventors: Stephan A. Cohen, Alfred Grill, Thomas J. Haigh, Jr., Xiao H. Liu, Son V. Nguyen, Thomas M. Shaw, Hosadurga Shobha
-
Publication number: 20120299162Abstract: A barrier film for an electronic device, the barrier film including: a resin film; a layer-by-layer stack portion including a tabular inorganic particle layer and a binder layer which are alternately disposed on the resin film and are oppositely charged; and a filling portion that fills a defect portion of the tabular inorganic particle layer wherein the defect portion is a portion of the tabular inorganic particle layer where a tabular inorganic particle of the tabular inorganic particle layer is not present.Type: ApplicationFiled: May 23, 2012Publication date: November 29, 2012Applicant: SAMSUNG ELECTRONICS CO. LTD.Inventors: Kenichi Nagayama, Yukika Yamada, Tadao Yagi
-
Patent number: 8319337Abstract: A conductive structure for a semiconductor integrated circuit and method for forming the conductive structure are provided. The semiconductor integrated circuit has a pad and a passivation layer partially covering the pad to define a first opening portion having a first lateral size. The conductive structure electrically connects to the pad via the first opening portion. The conductive structure comprises a support layer defining a second opening portion. A conductor is formed in the second opening portion to serve as a bump having a planar top surface.Type: GrantFiled: September 13, 2007Date of Patent: November 27, 2012Assignee: Chipmos Technologies Inc.Inventors: Chung-Pang Chi, Cheng Tang Huang
-
Patent number: 8283265Abstract: Methods of improving charge trapping are disclosed. One such method includes forming an oxide-nitride-oxide tunnel stack and a silicon nitride layer on the oxide-nitride-oxide tunnel stack. This silicon nitride layer is implanted with ions. These ions may function as electron traps or as fields. The silicon nitride layer may be part of a flash memory device.Type: GrantFiled: December 17, 2009Date of Patent: October 9, 2012Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Deepak Ramappa, Kyu-Ha Shim
-
Publication number: 20120248519Abstract: A semiconductor device includes a semiconductor substrate having a groove; a gate insulator; a first diffusion region; a gate electrode; a hydrogen-containing insulator; and a fluorine-containing insulator. The gate insulator covers inside surfaces of the groove. The first diffusion region is formed in the substrate. The first diffusion region has a first contact surface that contacts the gate insulator. The gate electrode is formed on the gate insulator and in the groove. The hydrogen-containing insulator is formed over the gate electrode and in the groove. The hydrogen-containing insulator is adjacent to the gate insulator. The fluorine-containing insulator is formed on the hydrogen-containing insulator and in the groove. The first contact surface includes Si—H bonds and Si—F bonds.Type: ApplicationFiled: March 28, 2012Publication date: October 4, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Takashi SHINHARA
-
Patent number: 8269309Abstract: In order to improve the reliability of a semiconductor device having a fuse formed by a Damascene technique, a barrier insulating film and an inter-layer insulating film are deposited over a fourth-layer wiring and a fuse. The barrier insulating film is an insulating film for preventing the diffusion of Cu and composed of a SiCN film deposited by plasma CVD like the underlying barrier insulating film. The thickness of the barrier insulating film covering the fuse is larger than the thickness of the underlying barrier insulating film so as to improve the moisture resistance of the fuse.Type: GrantFiled: March 25, 2011Date of Patent: September 18, 2012Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Kyoko Sasahara, Taichi Hayamizu, Yuichi Kawano
-
Publication number: 20120223419Abstract: A method for controlling the distribution of the stresses in a structure of the semiconductor-on-insulator type during its manufacturing, which includes a thin layer of semiconducting material on a supporting substrate and an insulating layer present on each of the front and rear faces of the supporting substrate, with the insulating layer on the front face forming at least one portion of a thick buried insulator (BOX) layer. The method includes the adhesive bonding of the thin layer onto the supporting substrate. Prior to this adhesive bonding, the insulating layer on the rear face of the supporting substrate is covered with a distinct material that is capable of withstanding deoxidation. The covering material, in combination with this insulating layer on the rear face of the supporting substrate, at least partly compensates for the stress exerted by the buried insulator (BOX) on the supporting substrate.Type: ApplicationFiled: April 27, 2012Publication date: September 6, 2012Applicant: SOITECInventors: Sébastien Kerdiles, Patrick Reynaud
-
Patent number: 8254136Abstract: A printed circuit board (“PCB”) includes a first pattern structure, a second pattern structure, a third pattern structure, and a fourth pattern structure. The first pattern structure includes a first ground pattern. The second pattern structure includes a first line pattern overlapping the first ground pattern and a second ground pattern electrically insulated from the first line pattern. The third pattern structure includes a third ground pattern overlapping the first line pattern and a second line pattern overlapping the second ground pattern. The fourth pattern structure includes a fourth ground pattern overlapping the second line pattern. Therefore, the PCB may decrease noise.Type: GrantFiled: September 4, 2008Date of Patent: August 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kwan-Ho Kim, Ick-Kyu Jang, Ji-Man Myeong