With Specified Impurity Concentration Gradient Patents (Class 257/655)
-
Publication number: 20140299915Abstract: In a semiconductor device having a vertical semiconductor element configured to pass an electric current between an upper electrode and a lower electrode, a field stop layer includes a phosphorus/arsenic layer doped with phosphorus or arsenic and a proton layer doped with proton. The phosphorus/arsenic layer is formed from a back side of a semiconductor substrate to a predetermined depth. The proton layer is deeper than the phosphorus/arsenic layer. An impurity concentration of the proton layer peaks inside the phosphorus/arsenic layer and gradually, continuously decreases at a depth greater than the phosphorus/arsenic layer.Type: ApplicationFiled: October 9, 2012Publication date: October 9, 2014Inventors: Kenji Kouno, Shinji Amano
-
Publication number: 20140291772Abstract: Semiconductor device stacks and devices made there from having Ge-rich device layers. A Ge-rich device layer is disposed above a substrate, with a p-type doped Ge etch suppression layer (e.g., p-type SiGe) disposed there between to suppress etch of the Ge-rich device layer during removal of a sacrificial semiconductor layer richer in Si than the device layer. Rates of dissolution of Ge in wet etchants, such as aqueous hydroxide chemistries, may be dramatically decreased with the introduction of a buried p-type doped semiconductor layer into a semiconductor film stack, improving selectivity of etchant to the Ge-rich device layers.Type: ApplicationFiled: June 10, 2014Publication date: October 2, 2014Inventors: Willy RACHMADY, Van H. Le, Ravi Pillarisetty, Jessica S. Kachian, Marc C. French, Aaron A. Budrevich
-
Patent number: 8847276Abstract: In a semiconductor device including an IGBT and a freewheeling diode (FWD), W1, W2, and W3 satisfy predetermined formulas. W1 denotes a distance from a boundary between a cathode region and a collector region to a position, where a peripheral-region-side end of the well layer is projected, on a back side of the drift layer. W2 denotes a distance from a boundary between the IGBT and the FWD in a base region to the peripheral-region-side end of the well layer. W3 denotes a distance from the boundary between the cathode region and the collector region to a position, where a boundary between the base region and the well layer is projected, on the back side.Type: GrantFiled: June 29, 2011Date of Patent: September 30, 2014Assignee: DENSO CORPORATIONInventors: Hiromitsu Tanabe, Kenji Kouno, Yukio Tsuzuki
-
Publication number: 20140284774Abstract: A semiconductor device includes a drift zone of a first conductivity type formed within a semiconductor body, wherein one side of opposing sides of the drift zone adjoins a first zone within the semiconductor body and the other side adjoins a second zone within the semiconductor body. First semiconductor subzones of a second conductivity type different from the first conductivity type are formed within each of the first and second zones opposing each other along a lateral direction extending parallel to a surface of the semiconductor body. A second semiconductor subzone is formed within each of the first and second zones and between the first semiconductor subzones along the lateral direction. An average concentration of dopants within the second semiconductor subzone along 10% to 90% of an extension of the second semiconductor subzone along a vertical direction perpendicular to the surface is smaller than the average concentration of dopants along a corresponding section of extension within the drift zone.Type: ApplicationFiled: June 4, 2014Publication date: September 25, 2014Applicant: Infineon Technologies Austria AGInventors: Hans Weber, Gerald Deboy
-
Patent number: 8835909Abstract: Thin-film transistors are made using an organosilicate glass (OSG) as an insulator material. The organosilicate glasses may be SiO2-silicone hybrid materials deposited by plasma-enhanced chemical vapor deposition from siloxanes and oxygen. These hybrid materials may be employed as the gate dielectric, as a subbing layer, and/or as a back channel passivating layer. The transistors may be made in any conventional TFT geometry.Type: GrantFiled: July 30, 2009Date of Patent: September 16, 2014Assignee: The Trustees of Princeton UniversityInventors: Lin Han, Prashant Mandlik, Sigurd Wagner
-
Patent number: 8823147Abstract: A semiconductor substrate (100) has three doped zones (1), (2) and (3), forming a P-N junction (101), the third zone being located between the first zone and the second zone. The P-N junction of the substrate further has a fourth doped zone (4) having a first portion (4A) in contact with the first zone; and a second portion (4B) in contact with the third zone (3), said second portion (4B) extending in the direction of the second zone (2), and not being in contact with the second zone (2); where the fourth zone (4) being doped with the same type of doping as that of the first zone.Type: GrantFiled: July 23, 2012Date of Patent: September 2, 2014Assignee: Altis SemiconductorInventors: Olivier Philippe Kellener, Gérard Dubois, Mehdi Mohamed Kanoun, Stephen McArdle
-
Publication number: 20140231969Abstract: A semiconductor device has a cell field with drift zones of a first type of conductivity and charge carrier compensation zones of a second type of conductivity complementary to the first type. An edge region which surrounds the cell field has a higher blocking strength than the cell field, the edge region having a near-surface area which is undoped to more weakly doped than the drift zones, and beneath the near-surface area at least one buried, vertically extending complementarily doped zone is positioned.Type: ApplicationFiled: April 24, 2014Publication date: August 21, 2014Applicant: Infineon Technologies Austria AGInventors: Anton Mauder, Franz Hirler, Armin Willmeroth, Michael Rueb, Holger Kapels
-
Publication number: 20140231964Abstract: A substrate for an integrated circuit includes a device wafer having a raw carrier concentration and an epitaxial layer disposed over the device wafer. The epitaxial layer has a first carrier concentration. The first carrier concentration is higher than the raw carrier concentration.Type: ApplicationFiled: February 19, 2013Publication date: August 21, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Paul Chu
-
Publication number: 20140209970Abstract: A semiconductor portion of a semiconductor device includes a semiconductor layer with a drift zone of a first conductivity type and at least one impurity zone of a second, opposite conductivity type. The impurity zone adjoins a first surface of the semiconductor portion in an element area. A connection layer directly adjoins the semiconductor layer opposite to the first surface. At a distance to the first surface an overcompensation zone is formed in an edge area that surrounds the element area. The overcompensation zone and the connection layer have opposite conductivity types. In a direction vertical to the first surface, a portion of the drift zone is arranged between the first surface and the overcompensation zone. In case of locally high current densities, the overcompensation zone injects charge carriers into the semiconductor layer that locally counter a further increase of electric field strength and reduce the risk of avalanche breakdown.Type: ApplicationFiled: January 31, 2013Publication date: July 31, 2014Inventors: Hans-Joachim Schulze, Anton Mauder, Franz Hirler
-
Patent number: 8791553Abstract: Methods of forming and tuning a multilayer select device are provided, along with apparatus and systems which include them. As is broadly disclosed in the specification, one such method can include forming a first region having a first conductivity type; forming a second region having a second conductivity type and located adjacent to the first region; and forming a third region having the first conductivity type and located adjacent to the second region and, such that the first, second and third regions form a structure located between a first electrode and a second electrode, wherein each of the regions have a thickness configured to achieve a current density in a range from about 1×e4 amps/cm2 up to about 1×e8 amps/cm2 when a voltage in a selected voltage range is applied between the first electrode and the second electrode.Type: GrantFiled: July 12, 2013Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventor: Durai Vishak Nirmal Ramaswamy
-
Patent number: 8772897Abstract: A thin-film transistor includes a semiconductor pattern, a first gate electrode, a source electrode, a drain electrode and a second gate electrode. The semiconductor pattern is formed on a substrate. A first conductive layer has a pattern that includes the first gate electrode which is electrically insulated from the semiconductor pattern. A second conductive layer has a pattern that includes a source electrode electrically connected to the semiconductor pattern, a drain electrode spaced apart from the source electrode, and a second gate electrode electrically connected to the first gate electrode. The second gate electrode is electrically insulated from the semiconductor pattern, the source electrode and the drain electrode.Type: GrantFiled: March 16, 2011Date of Patent: July 8, 2014Assignee: Samsung Display Co., Ltd.Inventors: Ki-Won Kim, Kap-Soo Yoon, Woo-Geun Lee, Yeong-Keun Kwon, Hye-Young Ryu, Jin-Won Lee, Hyun-Jung Lee
-
Patent number: 8766413Abstract: A p anode layer (2) is formed on one main surface of an n? drift layer (1). An n+ cathode layer (3) having an impurity concentration more than that of the n? drift layer (1) is formed on the other main surface of the n? drift layer (1). An anode electrode (4) is formed on the surface of the p anode layer (2). A cathode electrode (5) is formed on the surface of the n+ cathode layer (3). An n-type broad buffer region (6) that has a net doping concentration more than the bulk impurity concentration of a wafer and less than that of the n+ cathode layer (3) and the p anode layer (2) is formed in the n? drift layer (1). The resistivity ?0 of the n? drift layer (1) satisfies 0.12V0??0?0.25V0 with respect to a rated voltage V0. The total amount of the net doping concentration of the broad buffer region (6) is equal to or more than 4.8×1011 atoms/cm2 and equal to or less than 1.0×1012 atoms/cm2.Type: GrantFiled: November 2, 2010Date of Patent: July 1, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Michio Nemoto, Takashi Yoshimura
-
Patent number: 8766414Abstract: A memory cell is provided that includes a semiconductor pillar and a reversible resistance-switching element coupled to the semiconductor pillar. The semiconductor pillar includes a heavily doped bottom region of a first conductivity type, a heavily doped top region of a second conductivity type, and a lightly doped or intrinsic middle region interposed between and contacting the top and bottom regions. The middle region includes a first proportion of germanium greater than a proportion of germanium in the top region and/or the bottom region. The reversible resistivity-switching element includes a material selected from the group consisting of NiO, Nb2O5, TiO2, HfO2, Al2O3, CoO, MgOx, CrO2, VO, BN, and AlN. Numerous other aspects are provided.Type: GrantFiled: November 16, 2012Date of Patent: July 1, 2014Assignee: SanDisk 3D LLCInventor: Scott Brad Herner
-
Publication number: 20140175619Abstract: An integrated circuit system includes an interposer substrate with an electrical reference plane, or “ground plane,” formed by a conductive semiconductor layer. The conductive semiconductor layer may be formed in a surface region of the interposer substrate, and in some embodiments is formed by performing an ion implant process on the surface region to increase the electrical conductivity of the surface region. Because the surface region is electrically coupled to an electrical ground of the integrated circuit system, the surface region functions as a ground plane that helps contain electric fields produced by signals routed through interconnects of the interposer substrate. Consequently, a ground plane can be formed on a surface of the interposer substrate without forming a metalization layer.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: NVIDIA CORPORATIONInventors: Abraham F. Yee, Mayan Riat
-
Publication number: 20140175620Abstract: There is provided a method of fabricating a semiconductor device, the method including: forming a first semiconductor region at a front surface of a substrate, the first semiconductor region including an active element that regulates current flowing in a thickness direction of the substrate; grinding a rear surface of the substrate; after the grinding, performing a first etching that etches the rear surface of the substrate with a chemical solution including phosphorus; after the first etching, performing a second etching that etches the rear surface with an etching method with a lower etching rate than the first etching; and after the second etching, forming a second semiconductor region through which the current is to flow, by implanting impurities from the rear surface of the substrate.Type: ApplicationFiled: December 10, 2013Publication date: June 26, 2014Applicant: LAPIS SEMICONDUCTOR CO., LTD.Inventor: MASATAKA YOSHINARI
-
Patent number: 8759202Abstract: A semiconductor device includes a drift zone of a first conductivity type formed within a semiconductor body, wherein one side of opposing sides of the drift zone adjoins a first zone within the semiconductor body and the other side adjoins a second zone within the semiconductor body. First semiconductor subzones of a second conductivity type different from the first conductivity type are formed within each of the first and second zones opposing each other along a lateral direction extending parallel to a surface of the semiconductor body. A second semiconductor subzone is formed within each of the first and second zones and between the first semiconductor subzones along the lateral direction. An average concentration of dopants within the second semiconductor subzone along 10% to 90% of an extension of the second semiconductor subzone along a vertical direction perpendicular to the surface is smaller than the average concentration of dopants along a corresponding section of extension within the drift zone.Type: GrantFiled: March 14, 2013Date of Patent: June 24, 2014Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Gerald Deboy
-
Publication number: 20140151858Abstract: A description is given of a method for doping a semiconductor body, and a semiconductor body produced by such a method. The method comprises irradiating the semiconductor body with protons and irradiating the semiconductor body with electrons. After the process of irradiating with protons and after the process of irradiating with electrons, the semiconductor body is subjected to heat treatment in order to attach the protons to vacancies by means of diffusion.Type: ApplicationFiled: October 18, 2013Publication date: June 5, 2014Inventors: Hans-Joachim Schulze, Johannes Laven, Franz Josef Niedernostheide, Frank Dieter Pfirsch
-
Patent number: 8742550Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor body and a source metallization which is arranged on the semiconductor body. The semiconductor body includes in a cross-section a drift region of a first conductivity type, a first body region of a second conductivity type which adjoins the drift region, a first compensation region of the second conductivity type which adjoins the first body region, has a lower maximum doping concentration than the first body region and forms a first pn-junction with the drift region, and a first charge trap. The first charge trap adjoins the first compensation region and includes a field plate and an insulating region which adjoins the drift region and partly surrounds the field plate. The source metallization is arranged in resistive electric connection with the first body region. Further, a method for producing a semiconductor device is provided.Type: GrantFiled: July 5, 2012Date of Patent: June 3, 2014Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Franz Hirler
-
Publication number: 20140134779Abstract: Provided is an epitaxial silicon wafer free of epitaxial defects caused by dislocation clusters and COPs with reduced metal contamination achieved by higher gettering capability and a method of producing the epitaxial wafer. A method of producing an epitaxial silicon wafer includes a first step of irradiating a silicon wafer free of dislocation clusters and COPs with cluster ions to form a modifying layer formed from a constituent element of the cluster ions in a surface portion of the silicon wafer; and a second step of forming an epitaxial layer on the modifying layer of the silicon wafer.Type: ApplicationFiled: November 12, 2013Publication date: May 15, 2014Applicant: SUMCO CORPORATIONInventor: Takeshi Kadono
-
Publication number: 20140134780Abstract: Provided is an epitaxial silicon wafer with reduced metal contamination achieved by higher gettering capability and a method of efficiently producing the same. The method of producing an epitaxial wafer includes a wafer production step of pulling a single crystal silicon ingot having a COP formation region by Czochralski process, and subjecting the obtained single crystal silicon ingot to slicing, thereby producing a silicon wafer 10 including COPs; a cluster ion irradiation step of irradiating the produced silicon wafer 10 with cluster ions 16 to form a modifying layer 18 formed from a constituent element of the cluster ions 16, contained as a solid solution in a surface portion 10A of the silicon wafer 10; and an epitaxial layer formation step of forming an epitaxial layer 20 on the modifying layer 18 of the silicon wafer 10.Type: ApplicationFiled: November 12, 2013Publication date: May 15, 2014Applicant: SUMCO CORPORATIONInventor: Takeshi Kadono
-
Publication number: 20140124904Abstract: A method of forming an epitaxial layer includes the following steps. At first, a first epitaxial growth process is performed to form a first epitaxial layer on a substrate, and a gas source of silicon, a gas source of carbon, a gas source of phosphorous and a gas source of germanium are introduced during the first epitaxial growth process to form the first epitaxial layer including silicon, carbon, phosphorous and germanium. Subsequently, a second epitaxial growth process is performed to form a second epitaxial layer, and a number of elements in the second epitaxial layer is smaller than a number of elements in the first epitaxial layer.Type: ApplicationFiled: November 7, 2012Publication date: May 8, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chin-I Liao, Chin-Cheng Chien
-
Publication number: 20140117513Abstract: Technologies are described effective to implement systems and methods of producing a material. The methods comprise receiving a tertiary semiconductor sample with a dilute species. The sample has two ends. The first end of the sample includes a first concentration of the dilute species lower than a second concentration of the dilute species in the second end of the sample. The method further comprises heating the sample in a chamber. The chamber has a first zone and a second zone. The first zone having a first temperature higher than a second temperature in the second zone. The sample is orientated such that the first end is in the first zone and the second end is in the second zone.Type: ApplicationFiled: October 25, 2013Publication date: May 1, 2014Applicant: Brookhaven Science Associates, LLCInventors: Ralph B. James, Giuseppe Camarda, Aleksey E. Bolotnikov, Ryan Tappero, Yonggang Cui, Anwar Hosaain, Yang Ge, Kihyun Kim
-
Publication number: 20140117512Abstract: One or more techniques or systems for controlling a profile of a surface of a semiconductor region are provided herein. In some embodiments, an etching to deposition (E/D) ratio is set to be less than one to form the region within the semiconductor. For example, when the E/D ratio is less than one, an etching rate is less than a deposition rate of the E/D ratio, thus ‘growing’ the region. In some embodiments, the E/D ratio is subsequently set to be greater than one. For example, when the E/D ratio is greater than one, the etching rate is greater than the deposition rate of the E/D ratio, thus ‘etching’ the region. In this manner, a smooth surface profile is provided for the region, at least because setting the E/D ratio to be greater than one enables etch back of at least a portion of the grown region.Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chao-Hsuing Chen, Ling-Sung Wang, Chi-Yen Lin
-
Patent number: 8710542Abstract: A semiconductor device includes a base layer, a second conductivity type semiconductor layer, a first insulating film, and a first electrode. The first insulating film is provided on an inner wall of a plurality of first trenches extending from a surface of the second conductivity type semiconductor layer toward the base layer side, but not reaching the base layer. The first electrode is provided in the first trench via the first insulating film, and provided in contact with a surface of the second conductivity type semiconductor layer. The second conductivity type semiconductor layer includes first and second regions. The first region is provided between the first trenches. The second region is provided between the first second conductivity type region and the base layer, and between a bottom part of the first trench and the base layer. The second region has less second conductivity type impurities than the first region.Type: GrantFiled: September 21, 2011Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha TosibaInventor: Mitsuhiko Kitagawa
-
Patent number: 8710633Abstract: The present invention discloses a semiconductor overlapped PN structure and manufacturing method thereof. The method includes: providing a substrate; providing a first mask to define a P (or N) type well and at least one overlapped region in the substrate; implanting P (or N) type impurities into the P (or N) type well and the at least one overlapped region; providing a second mask having at least one opening to define an N (or P) type well in the substrate, and to define at least one dual-implanted region in the at least one overlapped region; implanting N (or P) type impurities into the N (or P) type well and the at least one dual-implanted region such that the at least one dual-implanted region has P type and N type impurities.Type: GrantFiled: April 16, 2013Date of Patent: April 29, 2014Assignee: Richtek Technology CorporationInventors: Tsung-Yi Huang, Chien-Hao Huang, Ying-Shiou Lin
-
Patent number: 8710632Abstract: A method for fabricating a compound semiconductor epitaxial structure includes the following steps. Firstly, a first compound epitaxial layer is formed on a substrate. Then, a continuous epitaxial deposition process is performed to form a second compound epitaxial layer on the first compound epitaxial layer, so that the second compound epitaxial layer has a linearly-decreased concentration gradient of metal. Afterwards, a semiconductor material layer is formed on the second compound epitaxial layer.Type: GrantFiled: September 7, 2012Date of Patent: April 29, 2014Assignee: United Microelectronics Corp.Inventors: Tien-Wei Yu, Chin-Cheng Chien, I-Ming Lai, Shin-Chi Chen, Chih-Yueh Li, Fong-Lung Chuang, Chin-I Liao, Kuan-Yu Lin
-
Publication number: 20140097488Abstract: A method for producing a semiconductor device is provided. The method includes providing a wafer including a main surface and a silicon layer arranged at the main surface and having a nitrogen concentration of at least about 3*1014 cm?3, and partially out-diffusing nitrogen to reduce the nitrogen concentration at least close to the main surface. Further, a semiconductor device is provided.Type: ApplicationFiled: October 8, 2012Publication date: April 10, 2014Inventors: Hans-Joachim Schulze, Peter Irsigler
-
Publication number: 20140080247Abstract: The present invention provides a method of more efficiently producing a semiconductor epitaxial wafer, which can suppress metal contamination by achieving higher gettering capability. A method of producing a semiconductor epitaxial wafer 100 according to the present invention includes a first step of irradiating a semiconductor wafer 10 with cluster ions 16 to form a modifying layer 18 formed from a constituent element of the cluster ions 16 in a surface portion 10A of the semiconductor wafer; and a second step of forming an epitaxial layer 20 on the modifying layer 18 of the semiconductor wafer 10.Type: ApplicationFiled: March 19, 2012Publication date: March 20, 2014Applicant: SUMCO CORPORATIONInventors: Takeshi Kadono, Kazunari Kurita
-
Publication number: 20140070379Abstract: A diode includes: a first semiconductor layer of a first conductive type; a second semiconductor layer of a second conductive type arranged adjoining to the first semiconductor layer; a third semiconductor layer of the first conductive type arranged on a side, opposite to the second semiconductor layer, of the first semiconductor layer, and contains a dopant of the first conductive type at a higher concentration than the first semiconductor layer; a first electrode ohmically connected to the second semiconductor layer; a second electrode ohmically connected to the third semiconductor layer; and a fourth semiconductor layer arranged at a position adjoining to the third semiconductor layer between the first and third semiconductor layers, contains a dopant of a type being the same as a type of the dopant of the first conductive type contained in the third semiconductor layer, and has a carrier lifetime shorter than the third semiconductor layer.Type: ApplicationFiled: August 22, 2013Publication date: March 13, 2014Applicant: Hitachi, Ltd.Inventors: Tetsuya ISHIMARU, Mutsuhiro MORI
-
Publication number: 20140070377Abstract: A method for fabricating a compound semiconductor epitaxial structure includes the following steps. Firstly, a first compound epitaxial layer is formed on a substrate. Then, a continuous epitaxial deposition process is performed to form a second compound epitaxial layer on the first compound epitaxial layer, so that the second compound epitaxial layer has a linearly-decreased concentration gradient of metal. Afterwards, a semiconductor material layer is formed on the second compound epitaxial layer.Type: ApplicationFiled: September 7, 2012Publication date: March 13, 2014Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Tien-Wei YU, Chin-Cheng CHIEN, I-Ming LAI, Shin-Chi CHEN, Chih-Yueh LI, Fong-Lung CHUANG, Chin-I LIAO, Kuan-Yu LIN
-
Publication number: 20140070378Abstract: An aspect of the present embodiment, there is provided a method of fabricating a semiconductor device, including measuring a physical amount related to an impurity concentration of a semiconductor wafer having a first thickness, deciding a second thickness of the semiconductor wafer based on a measurement value of the physical amount, the second thickness being thinner than the first thickness, and reducing the first thickness of the semiconductor wafer to approximately the same thickness as the second thickness.Type: ApplicationFiled: February 6, 2013Publication date: March 13, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Daisuke YAMASHITA
-
Publication number: 20140061860Abstract: A compound semiconductor device and method of fabricating the same according to the present invention is disclosed. The compound semiconductor device comprises a substrate having at least a first doped region and at least a second doped region, and a semiconductor layer disposed on the substrate, wherein doping conditions of said first doped region and said second doped region may be different from each other.Type: ApplicationFiled: August 26, 2013Publication date: March 6, 2014Applicant: FORMOSA EPITAXY INCORPORATEDInventors: CHUN-JU TUN, YI-CHAO LIN, CHEN-FU CHIANG, CHENG-HUANG KUO
-
Publication number: 20140061715Abstract: A disclosed Zener diode includes, in one embodiment, an anode region and a cathode region that form a shallow sub-surface latitudinal Zener junction. The Zener diode may further include an anode contact region interconnecting the anode region with a contact located away from the Zener junction region and a silicide blocking structure overlying the anode region. The Zener diode may also include one or more shallow, sub-surface longitudinal p-n junctions at the junctions between lateral edges of the cathode region and the adjacent region. The adjacent region may be a heavily doped region such as the anode contact region. In other embodiments, the Zener diode may include a breakdown voltage boost region comprising a more lightly doped region located between the cathode region and the anode contact region.Type: ApplicationFiled: August 31, 2012Publication date: March 6, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Weize Chen, Xin Lin, Patrice M. Parris
-
Publication number: 20140061875Abstract: According one embodiment, a semiconductor device includes: a first electrode; a second electrode; a first semiconductor layer provided between the first electrode and the second electrode and being in contact with the first electrode; a second semiconductor layer including a first part and a second part, and the second part being contact with the first electrode, and the second semiconductor layer having an effective impurity concentration lower than an effective impurity concentration in the first semiconductor layer; a third semiconductor layer provided between the second semiconductor layer and the second electrode, and having an effective impurity concentration lower than an effective impurity concentration in the second semiconductor layer; and a fourth semiconductor layer provided between the third semiconductor layer and the second electrode, and being in contact with the second electrode.Type: ApplicationFiled: August 29, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tsuneo OGURA, Tomoko MATSUDAI, Yuuichi OSHINO, Yoshiko IKEDA, Kazutoshi NAKAMURA, Ryohei GEJO
-
Patent number: 8664632Abstract: According to one embodiment, a memory device includes a first electrode, a second electrode, and a variable resistance film. The variable resistance film is connected between the first electrode and the second electrode. The first electrode includes a metal contained in a matrix made of a conductive material. A cohesive energy of the metal is lower than a cohesive energy of the conductive material. A concentration of the metal at a central portion of the first electrode in a width direction thereof is higher than concentrations of the metal in two end portions of the first electrode in the width direction.Type: GrantFiled: August 30, 2012Date of Patent: March 4, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Shosuke Fujii, Yoshifumi Nishi, Akira Takashima, Takayuki Ishikawa, Hidenori Miyagawa, Takashi Haimoto, Yusuke Arayashiki, Hideki Inokuma
-
Publication number: 20140054532Abstract: An access device having a reduced height and capable of suppressing leakage current, a method of fabricating the same, and a semiconductor memory device including the same, are provided. The access device may include a stacked structure including a first-type semiconductor layer having a first dopant, a second-type semiconductor layer having a second dopant, and a third-type semiconductor layer. A first counter-doping layer, having a counter-dopant to the first dopant, is interposed between the first-type semiconductor layer and the third-type semiconductor layer. A second counter-doping layer, having a counter-dopant to the second dopant, is interposed between the third-type semiconductor layer and the second-type semiconductor layer.Type: ApplicationFiled: December 13, 2012Publication date: February 27, 2014Applicant: SK HYNIX INC.Inventors: Young Ho LEE, Keum Bum LEE, Min Yong LEE, Hyung Suk LEE, Seung Beom BAEK
-
Publication number: 20140042598Abstract: A composite substrate which includes a silicon layer having less lattice defects is provided. A composite substrate includes an insulating substrate and a functional layer of which one main surface is bonded to an upper surface of the substrate. A dopant concentration of the functional layer decreases from the other main surface toward the substrate side in a thickness direction of the functional layer.Type: ApplicationFiled: October 17, 2013Publication date: February 13, 2014Applicant: Kyocera CorporationInventors: Masanobu KITADA, Motokazu Ogawa, Yoshiyuki Kawaguchi
-
Publication number: 20140034998Abstract: A semiconductor device includes a semiconductor body including a first surface having a normal direction defining a vertical direction, a first n-type semiconductor region arranged below the first surface and having a first maximum doping concentration and a second n-type semiconductor region arranged below the first n-type semiconductor region and including, in a vertical cross-section, two spaced apart first n-type portions each adjoining the first n-type semiconductor region, having a maximum doping concentration which is higher than the first maximum doping concentration and having a first minimum distance to the first surface, and a second n-type portion adjoining the first n-type semiconductor region, having a maximum doping concentration which is higher than the first maximum doping concentration and a second minimum distance to the first surface which is larger than the first minimum distance. A p-type second semiconductor layer forms a pn-junction with the second n-type portion.Type: ApplicationFiled: October 15, 2013Publication date: February 6, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Yvonne Gawlina
-
Publication number: 20140027886Abstract: A semiconductive device is fabricated by forming, within a semiconductive substrate, at least one continuous region formed of a material having a non-uniform composition in a direction substantially perpendicular to the thickness of the substrate.Type: ApplicationFiled: September 27, 2013Publication date: January 30, 2014Applicant: STMICROELECTRONICS (CROLLES 2) SASInventors: Daniel-Camille Bensahel, Yves Morand
-
Patent number: 8637328Abstract: An integrated circuit and method for making an integrated circuit including doping a semiconductor body is disclosed. One embodiment provides defect-correlated donors and/or acceptors. The defects required for this are produced by electron irradiation of the semiconductor body. Form defect-correlated donors and/or acceptors with elements or element compounds are introduced into the semiconductor body.Type: GrantFiled: August 1, 2012Date of Patent: January 28, 2014Assignee: Infineon Technologies Austria AGInventors: Frank Pfirsch, Hans-Joachim Schulze, Franz-Josef Niedernostheide
-
Publication number: 20140021590Abstract: A manufacturing method provides a semiconductor device with a substrate layer and an epitaxial layer adjoining the substrate layer. The epitaxial layer includes first columns and second columns of different conductivity types. The first and second columns extend along a main crystal direction along which channeling of implanted ions occurs from a first surface into the epitaxial layer. A vertical dopant profile of one of the first and second columns includes first portions separated by second portions. In the first portions a dopant concentration varies by at most 30%. In the second portions the dopant concentration is lower than in the first portions. The ratio of a total length of the first portions to the total length of the first and second portions is at least 50%. The uniform dopant profiles improve device characteristics.Type: ApplicationFiled: July 18, 2012Publication date: January 23, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Schulze, Johannes Laven, Dieter Fuchs, Werner Schustereder, Roman Knoefler
-
Publication number: 20140001552Abstract: A drift layer of a super junction semiconductor device includes first portions of a first conductivity type and second portions of a second conductivity type opposite to the first conductivity type. The first and second portions are formed both in a cell area and in an edge area surrounding the cell area, wherein an on-state or forward current through the drift layer flows through the first portions in the cell area. At least one of the first and second portions other than the first portions in the cell area includes an auxiliary structure or contains auxiliary impurities to locally reduce the avalanche rate. Locally reducing the avalanche rate increases the total voltage blocking capability of the super junction semiconductor device.Type: ApplicationFiled: July 2, 2012Publication date: January 2, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Franz Hirler, Hans Weber, Hans-Joachim Schulze, Uwe Wahl
-
Publication number: 20140001514Abstract: A semiconductor device includes a device region. The device region includes at least one device region section including dopant atoms of a first doping type and with a first doping concentration of at least 1E16 cm?3 and dopant atoms of a second doping type and with a second doping concentration of at least 1E16 cm?3.Type: ApplicationFiled: July 2, 2012Publication date: January 2, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Schulze, Franz Hirler, Anton Mauder, Helmut Strack, Frank Kahlmann, Gerhard Miller
-
Patent number: 8614465Abstract: Provided is an electronic device that generates an output signal corresponding to an input signal, comprising a signal processing section that receives the input signal and outputs the output signal corresponding to the input signal, and a floating electrode that accumulates a charge by being irradiated by an electron beam. The signal processing section adjusts electric characteristics of the output signal according to a charge amount accumulated in the floating electrode, and includes a transistor formed on the semiconductor substrate between an input terminal that receives the input signal and an output terminal that outputs the output signal. The floating electrode is formed between a gate electrode of the transistor and the semiconductor substrate.Type: GrantFiled: February 15, 2011Date of Patent: December 24, 2013Assignee: Advantest CorporationInventors: Daisuke Watanabe, Toshiyuki Okayasu
-
Publication number: 20130320512Abstract: A method of manufacturing a semiconductor device includes forming a trench in a semiconductor body. The method further includes doping a part of the semiconductor body via sidewalls of the trench by plasma doping.Type: ApplicationFiled: June 5, 2012Publication date: December 5, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Peter Irsigler, Hans-Joachim Schulze
-
Publication number: 20130320511Abstract: A semiconductor device including a p or p+ doped portion and an n or n+ doped portion separated from the p or p+ doped portion by a semiconductor drift portion. The device further includes at least one termination portion provided adjacent to the drift portion. The at least one termination portion comprises a Super Junction structure.Type: ApplicationFiled: June 1, 2012Publication date: December 5, 2013Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Elizabeth Kho Ching Tee, Alexander Dietrich Hölke, Steven John Pilkington, Deb Kumar Pal, Marina Antoniou, Florin Udrea
-
Publication number: 20130299954Abstract: A composite substrate which includes a silicon layer having less lattice defects is provided. A composite substrate includes an insulating substrate and a functional layer of which one main surface is bonded to an upper surface of the substrate. A dopant concentration of the functional layer decreases from the other main surface toward the substrate side in a thickness direction of the functional layer.Type: ApplicationFiled: November 30, 2011Publication date: November 14, 2013Applicant: Kyocera CorporationInventors: Masanobu Kitada, Motokazu Ogawa
-
Publication number: 20130292674Abstract: Methods of forming and tuning a multilayer select device are provided, along with apparatus and systems which include them. As is broadly disclosed in the specification, one such method can include forming a first region having a first conductivity type; forming a second region having a second conductivity type and located adjacent to the first region; and forming a third region having the first conductivity type and located adjacent to the second region and, such that the first, second and third regions form a structure located between a first electrode and a second electrode, wherein each of the regions have a thickness configured to achieve a current density in a range from about 1×e4 amps/cm2 up to about 1×e8 amps/cm2 when a voltage in a selected voltage range is applied between the first electrode and the second electrode.Type: ApplicationFiled: July 12, 2013Publication date: November 7, 2013Inventor: Durai Vishak Nirmal Ramaswamy
-
Patent number: 8575011Abstract: A semiconductive device is fabricated by forming, within a semiconductive substrate, at least one continuous region formed of a material having a non-uniform composition in a direction substantially perpendicular to the thickness of the substrate.Type: GrantFiled: April 2, 2008Date of Patent: November 5, 2013Assignees: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Daniel-Camille Bensahel, Yves Morand
-
Publication number: 20130256846Abstract: The present invention discloses a semiconductor overlapped PN structure and manufacturing method thereof. The method includes: providing a substrate; providing a first mask to define a P (or N) type well and at least one overlapped region in the substrate; implanting P (or N) type impurities into the P (or N) type well and the at least one overlapped region; providing a second mask having at least one opening to define an N (or P) type well in the substrate, and to define at least one dual-implanted region in the at least one overlapped region; implanting N (or P) type impurities into the N (or P) type well and the at least one dual-implanted region such that the at least one dual-implanted region has P type and N type impurities.Type: ApplicationFiled: April 16, 2013Publication date: October 3, 2013Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Chien-Hao Huang, Ying-Shiou Lin