With Stress Relief Patents (Class 257/669)
-
Patent number: 8664752Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: March 26, 2012Date of Patent: March 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, David Chong, Tan Teik Keng, Shibaek Nam, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Lay Yeap Lim, Byoung-Ok Lee
-
Publication number: 20140054758Abstract: The present invention is directed to a lead-frame having a stack of semiconductor dies with interposed metalized clip structure. Level projections extend from the clip structure to ensure that the clip structure remains level during fabrication.Type: ApplicationFiled: November 4, 2013Publication date: February 27, 2014Applicant: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventors: Hamza Yilmaz, Xiaotian Zhang, Yan Xun Xue, Anup Bhalla, Jun Lu, Kai Liu, Yueh-Se So, John Amato
-
Patent number: 8652920Abstract: A process for forming a laminate with capacitance and the laminate formed thereby. The process includes the steps of providing a substrate and laminating a conductive foil on the substrate wherein the foil has a dielectric. A conductive layer is formed on the dielectric. The conductive foil is treated to electrically isolate a region of conductive foil containing the conductive layer from additional conductive foil. A cathodic conductive couple is made between the conductive layer and a cathode trace and an anodic conductive couple is made between the conductive foil and an anode trace.Type: GrantFiled: March 1, 2012Date of Patent: February 18, 2014Assignee: Kamet Electronics CorporationInventors: John D. Prymak, Chris Stolarski, Alethla Melody, Antony P. Chacko, Gregory J. Dunn
-
Publication number: 20140027890Abstract: A package that electrically connects an integrated circuit to a printed circuit board includes a frame and a package body that encases a portion of the frame and the integrated circuit. The frame includes a mounting region that is connected to the printed circuit board, and a cantilevering region that cantilevers away from the mounting region. The cantilevering region retains the integrated circuit in a flexible fashion.Type: ApplicationFiled: July 27, 2013Publication date: January 30, 2014Applicant: Integrated Device Technology Inc.Inventor: Ajay K. Ghai
-
Publication number: 20140021594Abstract: Packaging structures and methods for semiconductor devices are disclosed. In one embodiment, a substrate for packaging a semiconductor device includes a core substrate, an insulating material disposed over the core substrate, and conductive lines disposed in the insulating material. Contact pads are disposed over the insulating material and the conductive lines. The contact pads are disposed in an integrated circuit mounting region of the core substrate. A solder mask define (SMD) material is disposed over the insulating material. Portions of the contact pads are exposed through openings in the SMD material. A stress-relief structure (SRS) is disposed in the SMD material proximate the contact pads. The SRS is disposed entirely in the integrated circuit mounting region of the core substrate.Type: ApplicationFiled: July 20, 2012Publication date: January 23, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Chih Yew, Wen-Yi Lin, Jiun Yi Wu, Po-Yao Lin
-
Publication number: 20140008775Abstract: A semiconductor device includes a wiring board, a semiconductor chip mounted over a surface of the wiring board, a sealing resin provided over the surface of the wiring board to cover the semiconductor chip, and a low-elasticity resin provided between the wiring board and the sealing resin. The low-elasticity resin is arranged outside of an area on which the semiconductor chip is mounted. The low-elasticity resin has an elastic modulus lower than an elastic modulus of the sealing resin.Type: ApplicationFiled: July 2, 2013Publication date: January 9, 2014Inventors: Sensho USAMI, Koji HOSOKAWA
-
Patent number: 8610254Abstract: Apparatuses are disclosed, such as those involving integrated circuit packaging. In one embodiment, a chip package includes: an encapsulation having a top surface and a bottom surface facing away from the top surface. The package further includes a leadframe including a plurality of leads. Each of the leads includes an exposed portion exposed through one of edges of the bottom surface of the encapsulation. The exposed portion has a length. At least one of exposed portions positioned along one of the edges of the bottom surface of the encapsulation has a length different from other exposed portions along the edge. The package can also include a dummy pad exposed through a corner of the bottom surface. The configuration can enhance solder joint reliability of the package when the package is attached to a printed circuit board.Type: GrantFiled: March 1, 2013Date of Patent: December 17, 2013Assignee: Analog Devices, Inc.Inventor: Ying Zhao
-
Patent number: 8610150Abstract: A leadframe includes two spaced apart conductive legs, each of which includes a base section, and a first extension section extending from a bottom end of the base section in a direction away from the other one of the conductive legs. At least one of the conductive legs further includes a second extension section that extends from a top end of the base section thereof in the same direction as the first extension section for fixing the light-emitting diode chip. The heat generated by the light-emitting diode chip can be dissipated through a shortest heat-dissipating route, thereby increasing the heat-dissipating rate.Type: GrantFiled: December 14, 2011Date of Patent: December 17, 2013Assignee: Lextar Electronics CorporationInventors: Wei-An Chen, Yen-Chih Chou
-
Patent number: 8610253Abstract: A lead frame includes a die stage; an inner lead provided near the die stage; and a bus bar provided between the die stage and the inner lead and supported by a hanging lead, wherein the hanging lead is inclined with respect to the inner lead, and a wire connection face of the bus bar is displaced with respect to a wire connection face of the inner lead in a direction of a frame thickness.Type: GrantFiled: June 27, 2011Date of Patent: December 17, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Takahiro Yurino, Hiroshi Aoki, Tatsuya Takaku
-
Publication number: 20130328179Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a warpage-compensation zone with a substrate-interior layer exposed from a top substrate-cover, and the warpage-compensation zone having contiguous exposed portion of the substrate-interior layer over corner portions of the package substrate; connecting an integrated circuit die to the package substrate with an internal interconnect; and forming an encapsulation over the integrated circuit die, with the encapsulation directly on the substrate-interior layer in the warpage-compensation zone.Type: ApplicationFiled: June 7, 2012Publication date: December 12, 2013Inventors: MinJung Kim, DaeSik Choi, MinWook Yu, YiSu Park
-
Patent number: 8604618Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: GrantFiled: September 22, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8575746Abstract: A Chip on Flexible Printed Circuit (COF) type semiconductor package may include a flexible film, a semiconductor IC chip on the flexible film, and a heating pad on the flexible film.Type: GrantFiled: July 20, 2007Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Si-Hoon Lee, Sa-Yoon Kang, Kyoung-Sei Choi
-
Patent number: 8558360Abstract: There is provided a flip chip package including an electronic device, a board including a conductive pad disposed inside a mounting region of the board on which the electronic device is mounted, and a connection pad disposed outside the mounting region, a resin layer formed on the board and including a trench formed by removing a part of the resin layer, and a dam member provided on the trench and preventing the leakage of an underfill between the mounting region and the connection pad. Since the dam member, formed on the processed resin layer, can prevent the leakage of the underfill, a package defect rate can be lowered, and connection reliability can be improved.Type: GrantFiled: October 27, 2010Date of Patent: October 15, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Ey Yong Kim, Young Hwan Shin, Soon Jin Cho, Jong Yong Kim, Jin Seok Lee
-
Publication number: 20130228906Abstract: Interconnects for optoelectronic devices are described. For example, an interconnect for an optoelectronic device includes an interconnect body having an inner surface, an outer surface, a first end, and a second end. A plurality of bond pads is coupled to the inner surface of the interconnect body, between the first and second ends. A stress relief feature is disposed in the interconnect body. The stress relief feature includes a slot disposed entirely within the interconnect body without extending through to the inner surface, without extending through to the outer surface, without extending through to the first end, and without extending through to the second end of the interconnect body.Type: ApplicationFiled: April 1, 2013Publication date: September 5, 2013Inventors: Ryan Linderman, Keith Johnston, Thomas Phu, Matthew Dawson
-
Patent number: 8525307Abstract: A semiconductor device includes a lead frame, a semiconductor element mounted on the lead frame, and a frame-like member formed on the lead frame, surrounding the semiconductor element, and covering a side surface of the lead frame and exposing a lower surface of the lead frame. The frame-like member has at least one concave portion in a side surface thereof. The concave portion has a ceiling portion located at the same height as or lower than an upper surface of the lead frame, and a bottom portion located higher than the lower surface of the lead frame.Type: GrantFiled: July 27, 2011Date of Patent: September 3, 2013Assignee: Panasonic CorporationInventors: Kenichi Ito, Shigehisa Oonakahara, Yoshikazu Tamura, Kiyoshi Fujihara
-
Patent number: 8525311Abstract: A lead frame for a semiconductor device has a die pad with a first major surface for receiving an semiconductor die and a connection bar that encircles the die pad. First lead fingers that project from the connection bar towards the die pad have proximal ends close to the die pad and distal ends connected to the connection bar. The proximal ends of the first lead fingers lie in a first plane. Second lead fingers that project from the connection bar towards the die pad have proximal ends close to the die pad and distal ends connected to the connection bar. The proximal ends of the second lead fingers lie in a second plane that is parallel and spaced from the first plane. An isolation frame is disposed between the proximal ends of the first and second lead fingers. The isolation frame separates but supports the proximal ends of the first and second lead fingers.Type: GrantFiled: June 28, 2011Date of Patent: September 3, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Zhigang Bai, Jinzhong Yao, Xuesong Xu
-
Publication number: 20130221505Abstract: A printed wiring board includes a substrate, a first buildup formed on a first surface of the substrate and including the outermost conductive layer, and a second buildup layer formed on a second surface of the substrate and including the outermost conductive layer. The outermost layer of the first buildup has pads positioned to connect a semiconductor component, the first buildup has a component mounting region directly under the component such that the outermost layer of the first buildup has a portion in the region, the outermost layer of the second buildup has a portion directly under the region, and the portions satisfy the ratio in the range of from 1.1 to 1.35, where the ratio is obtained by dividing a planar area of the portion of the second buildup by a planar area of the portion of the first buildup.Type: ApplicationFiled: August 30, 2012Publication date: August 29, 2013Applicant: IBIDEN Co., Ltd.Inventors: Toshiki FURUTANI, Takeshi Furusawa
-
Patent number: 8519518Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a package paddle; forming a lead adjacent the package paddle, the lead having a hole in a lead body top side and a lead ridge protruding from a lead non-horizontal side; mounting an integrated circuit over the package paddle; connecting an electrical connector to the lead and the integrated circuit; and forming a fill layer within the hole.Type: GrantFiled: September 24, 2010Date of Patent: August 27, 2013Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Reza Argenty Pagaila, Linda Pei Ee Chua, Arnel Senosa Trasporto
-
Patent number: 8493739Abstract: A lightweight radio/CD player for vehicular application is virtually “fastenerless” and includes a case and frontal interface formed of polymer based material that is molded to provide details to accept audio devices such as playback mechanisms (if desired) and radio receivers, as well as the circuit boards required for electrical control and display. The case and frontal interface are of composite structure, including an insert molded electrically conductive wire mesh screen that has been pre-formed to contour with the molding operation. The wire mesh provides EMC, RFI, BCI and ESD shielding and grounding of the circuit boards via exposed wire mesh pads and adjacent ground clips. The PCB architecture is bifurcated into a first board carrying common circuit components in a surface mount configuration suitable for high volume production, and a second board carrying application specific circuit components in a wave soldered stick mount configuration.Type: GrantFiled: August 12, 2011Date of Patent: July 23, 2013Assignee: Delphi Technologies, Inc.Inventors: Chris R. Snider, Vineet Gupta, Joseph K. Huntzinger, Michael G. Coady, Curtis Allen Stapert, Kevin Earl Meyer, Timothy D. Garner, Allen E. Oberlin
-
Patent number: 8492882Abstract: A semiconductor device has a die pad, a heat dissipating plate in the form of a frame arranged between the die pad and leads so as to surround the die pad, members that connect the die pad and the inner edge of the heat dissipating plate, and a suspension lead linked to the outer extension of the heat dissipating plate. A semiconductor chip larger than the die pad is mounted over the die pad and the members. Top surfaces of the die pad and the members in opposition to the back surface of the chip are bonded to the back surface of the chip with silver paste. Heat is conducted from the back surface of the chip to the heat dissipating plate via the silver paste, the die pad, and the members, and dissipated to the outside of the semiconductor device via the leads.Type: GrantFiled: May 4, 2012Date of Patent: July 23, 2013Assignee: Renesas Electronics CorporationInventors: Junichi Arita, Kazuko Hanawa, Makoto Nishimura
-
Publication number: 20130168839Abstract: Apparatuses are disclosed, such as those involving integrated circuit packaging. In one embodiment, a chip package includes: an encapsulation having a top surface and a bottom surface facing away from the top surface. The package further includes a leadframe including a plurality of leads. Each of the leads includes an exposed portion exposed through one of edges of the bottom surface of the encapsulation. The exposed portion has a length. At least one of exposed portions positioned along one of the edges of the bottom surface of the encapsulation has a length different from other exposed portions along the edge. The package can also include a dummy pad exposed through a corner of the bottom surface. The configuration can enhance solder joint reliability of the package when the package is attached to a printed circuit board.Type: ApplicationFiled: March 1, 2013Publication date: July 4, 2013Applicant: ANALOG DEVICES, INC.Inventor: ANALOG DEVICES, INC.
-
Patent number: 8470680Abstract: A process for forming a laminate with capacitance and the laminate formed thereby. The process includes the steps of providing a substrate and laminating a conductive foil on the substrate wherein the foil has a dielectric. A conductive layer is formed on the dielectric. The conductive foil is treated to electrically isolate a region of conductive foil containing the conductive layer from additional conductive foil. A cathodic conductive couple is made between the conductive layer and a cathode trace and an anodic conductive couple is made between the conductive foil and an anode trace.Type: GrantFiled: July 28, 2008Date of Patent: June 25, 2013Assignees: Kemet Electronics Corporation, Motorola, Inc.Inventors: John D. Prymak, Chris Stolarski, Alethia Melody, Antony P. Chacko, Gregory J. Dunn
-
Patent number: 8466568Abstract: The invention relates to an electronic device, having a front face 8 and a rear face 8?, fitted with at least one discrete integrated component, comprising: a) the active face 10 of the component appearing to the side of the front face 8; b) coating material 3, present at least laterally relative to the component, ensuring the so-called component is held in the device; and c) an insulating buffer layer 6, absent from the active face 10 of the component, separating the coating material 3 from this component 4.Type: GrantFiled: July 17, 2009Date of Patent: June 18, 2013Assignee: Commissariat a l'Energie AtomiqueInventor: Jean-Charles Souriau
-
Patent number: 8445998Abstract: A semiconductor package includes a lead structure upon which a semiconductor die is mounted with at least some portion of at least some of the leads extending to, at, or across an axis or axis of the package to militate against thermally induced growth of the package and the reduce or minimize strain within the package and reliability issue associated therewith.Type: GrantFiled: February 24, 2010Date of Patent: May 21, 2013Assignee: Intersil Americas Inc.Inventors: Young-Gon Kim, Nikhil Vishwanath Kelkar, Louis Elliott Pflughaupt
-
Patent number: 8421197Abstract: An integrated circuit package system includes: a semiconductor chip; a stress-relieving layer on the semiconductor chip; an adhesion layer on the stress relieving layer; and electrical interconnects bonded to the adhesion layer.Type: GrantFiled: February 8, 2011Date of Patent: April 16, 2013Assignee: STATS ChipPAC Ltd.Inventors: Byung Tai Do, Il Kwon Shim, Antonio B. Dimaano, Jr., Heap Hoe Kuan
-
Patent number: 8410587Abstract: An integrated circuit package system includes a leadframe with leads configured to provide electrical contact between an integrated circuit chip and an external electrical source. Configuring the leads to include outer leads, down set transitional leads, and down set inner leads. Connecting the integrated circuit chip electrically to the down set inner leads. Depositing an encapsulating material to prevent exposure of the down set inner leads.Type: GrantFiled: August 20, 2009Date of Patent: April 2, 2013Assignee: STATS ChipPAC Ltd.Inventors: Taesung Lee, Jae Soo Lee, Geun Sik Kim
-
Patent number: 8410536Abstract: A process for forming a laminate with capacitance and the laminate formed thereby. The process includes the steps of providing a substrate and laminating a conductive foil on the substrate wherein the foil has a dielectric. A conductive layer is formed on the dielectric. The conductive foil is treated to electrically isolate a region of conductive foil containing the conductive layer from additional conductive foil. A cathodic conductive couple is made between the conductive layer and a cathode trace and an anodic conductive couple is made between the conductive foil and an anode trace.Type: GrantFiled: January 6, 2012Date of Patent: April 2, 2013Assignee: Kemet Electronics CorporationInventors: John D. Prymak, Chris Stolarski, Alethia Melody, Antony P. Chacko, Gregory J. Dunn
-
Publication number: 20130056860Abstract: According to one embodiment, a resin-encapsulated semiconductor includes a base a semiconductor chip provided on the base, stress relief members provided on the base and out side semiconductor chip, and each of the stress relief members relieving stress applied to the semiconductor chip.Type: ApplicationFiled: March 8, 2012Publication date: March 7, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Yohei NAGASAKI
-
Patent number: 8390103Abstract: Apparatuses are disclosed, such as those involving integrated circuit packaging. In one embodiment, a chip package includes: an encapsulation having a top surface and a bottom surface facing away from the top surface. The package further includes a leadframe including a plurality of leads. Each of the leads includes an exposed portion exposed through one of edges of the bottom surface of the encapsulation. The exposed portion has a length. At least one of exposed portions positioned along one of the edges of the bottom surface of the encapsulation has a length different from other exposed portions along the edge. The package can also include a dummy pad exposed through a corner of the bottom surface. The configuration can enhance solder joint reliability of the package when the package is attached to a printed circuit board.Type: GrantFiled: August 5, 2010Date of Patent: March 5, 2013Assignee: Analog Devices, Inc.Inventor: Ying Zhao
-
Patent number: 8384228Abstract: Embodiments of a microelectronic package are generally described herein. A microelectronic package may include a lead frame including a major surface, and a die having including a bond pad. A wire may electrically couple a location of the major surface of the lead frame with the bond pad of the die, the wire being situated such that the wire is substantially unbent from the location of the major surface to an edge of the lead frame.Type: GrantFiled: April 29, 2009Date of Patent: February 26, 2013Assignee: Triquint Semiconductor, Inc.Inventors: Howard Bartlow, William McCalpin, Binh Le
-
Patent number: 8373257Abstract: A clip for a semiconductor device package may include a metal sheet including an array of windows and one or more conductive fingers. Each of the conductive fingers has a first end and a second end. The first end is electrically connected to the metal sheet at one of the windows. Each of the conductive fingers is adapted to provide electrical connection to a top semiconductor region of a semiconductor device or a lead frame at the second end.Type: GrantFiled: September 25, 2008Date of Patent: February 12, 2013Assignee: Alpha & Omega Semiconductor IncorporatedInventors: Lei Shi, Zhao Liang, Kai Liu
-
Patent number: 8358514Abstract: In an electronic control device, an electrically-conductive adhesive is arranged on an outer edge portion of a first surface of a circuit board as a stress reducing portion for reducing stress of the circuit board received by a molding resin. An elastic modulus of the electrically-conductive adhesive is lower than that of the circuit board. The electrically-conductive adhesive is covered by an adhesion improving member. When peeling stress is applied to the circuit board from the molding resin, the electrically-conductive adhesive and the adhesion improving member receive the peeling stress to be deformed. Therefore, the peeling stress to the circuit board is reduced.Type: GrantFiled: October 15, 2009Date of Patent: January 22, 2013Assignee: DENSO CORPORATIONInventors: Atsushi Kashiwazaki, Yasumitsu Tanaka
-
Publication number: 20130015565Abstract: A substrate structure has a first surface and a second surface. A plurality of carrying members are formed on the first surface and a plurality of conductive traces are formed on the second surface. In addition, the substrate structure has a first, a second and a third thermal stress relief structures. The first thermal stress relief structure is that lengths of the substrate structure in different axial directions are substantially equal to each other. The second thermal stress relief structure is that a plurality of separated alignment marks are formed on the substrate structure. The third thermal stress relief structure is that the substrate structure has at least one clearance area extending along one of the axial directions of the substrate structure and the clearance area has no carrying members and no conductive traces formed thereon.Type: ApplicationFiled: May 10, 2012Publication date: January 17, 2013Applicants: LITE-ON TECHNOLOGY CORPORATION, SILITEK ELECTRONIC (GUANGZHOU) CO., LTD.Inventor: CHEN-HSIU LIN
-
Patent number: 8351217Abstract: A wiring board of the present invention comprises a plurality of device formation areas each for mounting a semiconductor chip thereon, and two or more slits formed in an area which comes into contact with a molding die when the wiring board is placed in a cavity of the molding die for forming a sealant to collectively cover the plurality of device formation areas.Type: GrantFiled: December 16, 2009Date of Patent: January 8, 2013Assignee: Elpida Memory, Inc.Inventor: Yuji Watanabe
-
Patent number: 8350393Abstract: The present invention relates generally to assembly techniques. According to the present invention, the alignment and probing techniques to improve the accuracy of component placement in assembly are described. More particularly, the invention includes methods and structures to detect and improve the component placement accuracy on a target platform by incorporating alignment marks on component and reference marks on target platform under various probing techniques. A set of sensors grouped in any array to form a multiple-sensor probe can detect the deviation of displaced components in assembly.Type: GrantFiled: May 13, 2010Date of Patent: January 8, 2013Assignee: Wintec Industries, Inc.Inventor: Kong-Chen Chen
-
Patent number: 8344487Abstract: A packaged microchip has a lead frame with a die directly contacting at least a single, contiguous portion of the lead frame. The portion of the lead frame has a top surface forming a concavity and contacting the die. The packaged microchip also has mold material substantially encapsulating part of the top surface of the portion of the lead frame.Type: GrantFiled: June 28, 2007Date of Patent: January 1, 2013Assignee: Analog Devices, Inc.Inventors: Xin Zhang, Michael Judy, Kevin H. L. Chau, Nelson Kuan, Timothy Spooner, Chetan Paydenkar, Peter Farrell
-
Patent number: 8338925Abstract: A compliant semiconductor chip package assembly includes a semiconductor chip having a plurality of chip contacts, and a compliant layer having a top surface, a bottom surface and sloping peripheral edges, whereby the bottom surface of the compliant layer overlies a surface of the semiconductor chip. The assembly also includes a plurality of electrically conductive traces connected to the chip contacts of the semiconductor chip, the traces extending along the sloping edges to the top surface of the compliant layer. The assembly may include conductive terminals overlying the semiconductor chip, with the compliant layer supporting the conductive terminals over the semiconductor chip. The conductive traces have first ends electrically connected with the contacts of the semiconductor chip and second ends electrically connected with the conductive terminals. The conductive terminals are movable relative to the semiconductor chip.Type: GrantFiled: December 21, 2010Date of Patent: December 25, 2012Assignee: Tessera, Inc.Inventors: Joseph Fjelstad, Konstantine Karavakis
-
Patent number: 8324721Abstract: An integrated circuit package that comprises a lead frame 105, an integrated circuit located on the lead frame and a shunt resistor coupled to the integrated circuit. The shunt resistor has a lower temperature coefficient of resistance than the lead frame, and the lead frame has a lower resistivity than the shunt resistor. The shunt resistor has a low-resistance coupling to external leads of the lead frame, or, the shunt resistor has its own integrated external leads.Type: GrantFiled: March 5, 2012Date of Patent: December 4, 2012Assignee: Texas Instruments IncorporatedInventors: Ubol Udompanyavit, Steve Kummerl
-
Patent number: 8314345Abstract: In a semiconductor module having the structure in which a bump electrode provided on a wiring layer is connected to a device electrode provided on a semiconductor device, connection reliability between the bump electrode and the device electrode is improved. An insulating resin layer is provided between the semiconductor device and the wiring layer. The bump electrode, formed integrally with the wiring layer and projected from the wiring layer toward the insulating resin layer, is electrically connected to the device electrode provided on the semiconductor device. Part of the height of the wiring layer on the end side in a bump connection area is lower than that of the wiring in a wiring area extending toward the side opposite to the end side.Type: GrantFiled: November 27, 2009Date of Patent: November 20, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Koichi Saito, Tetsuya Yamamoto
-
Patent number: 8304867Abstract: An integrated circuit (IC) device includes a substrate having a top surface including active circuitry including a plurality of I/O nodes, and a plurality of die pads coupled to the plurality of I/O nodes. A first dielectric layer including first dielectric vias is over the plurality of die pads. A redirect layer (RDL) including a plurality of RDL capture pads is coupled to the plurality of die pads over the first dielectric vias. A second dielectric layer including second dielectric vias is over the plurality of RDL capture pads. At least one of the second dielectric vias is a crack arrest via that has a via shape that includes an apex that faces away from a neutral stress point of the IC die and is oriented along a line from the neutral stress point to the crack arrest via to face in a range of ±30 degrees from the line. Under bump metallization (UBM) pads are coupled to the plurality of RDL capture pads over the second dielectric vias, and metal bonding connectors are on the UBM pads.Type: GrantFiled: November 1, 2010Date of Patent: November 6, 2012Assignee: Texas Instruments IncorporatedInventors: Robert Fabian McCarthy, Stanley Craig Beddingfield
-
Patent number: 8283772Abstract: A semiconductor device package, a method of fabricating a semiconductor device package and a method of testing an integrated circuit utilizing a semiconductor device package are disclosed. Embodiments create a flip-flop semiconductor device package by coupling a semiconductor device, with a wire-bonded arrangement of conductive pads, in a face-up orientation beneath multiple bent leadfingers. The flip-flop package offers improved signaling properties, durability, reliability, and package density at reduced cost given that the conductive pads of the device couple directly to the bent leadfingers, without requiring the manufacture of a new device or the rerouting of signal paths. Additionally, the flip-flop configuration provides convenient means for exposing surfaces of the device (e.g., to increase heat transfer therefrom, thermal performance of the device, etc.) and/or surfaces of the leadfingers (e.g., to provide test points, wire bondouts, etc.).Type: GrantFiled: March 30, 2007Date of Patent: October 9, 2012Assignee: Cypress Semiconductor CorporationInventor: Carlo Gamboa
-
Patent number: 8283756Abstract: An electronic component includes a metal substrate, a semiconductor chip configured to be attached to the metal substrate, and a buffer layer positioned between the metal substrate and the semiconductor chip configured to mechanically decouple the semiconductor chip and the metal substrate. The buffer layer extends across less than an entire bottom surface of the semiconductor chip.Type: GrantFiled: August 20, 2007Date of Patent: October 9, 2012Assignee: Infineon Technologies AGInventors: Ivan Galesic, Joachim Mahler, Alexander Heinrich, Khalil Hosseini
-
Patent number: 8258608Abstract: In a lead frame used for manufacturing a semiconductor device by forming a circuit pattern group including unit lead frames having plural upper side terminal parts in the periphery of a semiconductor element mounting region in one line or plural lines and an outer frame surrounding the circuit pattern group in a state of having a gap in a lead frame material and then mounting a semiconductor element every the unit lead frame and carrying out necessary wiring and enclosing the entire surface of the circuit pattern group in which the semiconductor element is mounted and a part of the outer frame with a resin from an upper surface side and further etching from a lower surface side and forming lower side terminal parts joined to the upper side terminal parts of the circuit pattern group, the circuit pattern group and the outer frame are had and the inner edge of the outer frame is formed in an uneven portion in plan view and bonding between the resin and the outer frame is enhanced.Type: GrantFiled: October 25, 2010Date of Patent: September 4, 2012Assignee: Mitsui High-Tec, Inc.Inventor: Keiji Takai
-
Patent number: 8253224Abstract: A copper strap for a semiconductor device package having a contact electrically connected to a die electrode, a leg portion electrically connected to a lead frame, a web portion positioned between the contact and the leg portion and connected to the leg portion and a connection region connecting the web portion to the contact. The contact includes a body having a plurality of formations, each of the plurality of formations having a concavity and an opposing convexity positioned to generally face the die electrode.Type: GrantFiled: November 12, 2010Date of Patent: August 28, 2012Assignee: International Rectifier CorporationInventors: Kunzhong Hu, Chuan Cheah
-
Patent number: 8241958Abstract: To provide a semiconductor device and a semiconductor module in which breakage of a semiconductor element due to a pressing force given from the outside is prevented. A semiconductor device according to the present invention has a configuration mainly including an island, a semiconductor element mounted on a front surface of the island, a lead that functions as an external connection terminal, and a sealing resin that covers these components in an integrated manner and mechanically supports them. Further, a through-hole is provided so as to penetrate the sealing resin. A front surface of the sealing resin around the through-hole forms a flat part. The front surface of the sealing resin that overlaps the semiconductor element is depressed inward with respect to the flat part to form a depressed part.Type: GrantFiled: October 14, 2010Date of Patent: August 14, 2012Assignees: SANYO Semiconductor Co., Ltd., Semiconductor Components Industries, LLCInventor: Haruhiko Sakai
-
Patent number: 8237250Abstract: The advanced quad flat non-leaded package structure includes a carrier, a chip, a plurality of wires, and a molding compound. The carrier includes a die pad and a plurality of leads. The leads include first leads disposed around the die pad, second leads disposed around the first leads and at least an embedded lead portion between the first leads and the second leads. The wires are disposed between the chip, the first leads and the embedded lead portion. The advanced quad flat non-leaded package structures designed with the embedded lead portion can provide better electrical connection.Type: GrantFiled: April 17, 2009Date of Patent: August 7, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Pao-Huei Chang Chien, Ping-Cheng Hu, Po-Shing Chiang, Wei-Lun Cheng
-
Patent number: 8207597Abstract: An integrated circuit package system is provided including forming a lead frame including forming an inner lead having a planar surface, the inner lead extending inwardly from the lead frame and forming a stiffening structure integral with the lead frame for maintaining the planar surface; encapsulating the inner lead with an electrical connection to an integrated circuit die and with a first inner lead body of the inner lead exposed; and singulating the inner lead from the lead frame.Type: GrantFiled: February 2, 2007Date of Patent: June 26, 2012Assignee: STATS ChipPAC Ltd.Inventors: Jeffrey D. Punzalan, Henry D. Bathan, Il Kwon Shim, Zigmund Ramirez Camacho
-
Patent number: 8193628Abstract: A printed wiring board on which a package to be arranged, including: a first layer that is relatively rigid; and a second layer that is relatively flexible and on which the package is to be soldered, wherein an area other than a package arrangement area of the second layer is joined to the first layer by an adhesion layer.Type: GrantFiled: September 10, 2009Date of Patent: June 5, 2012Assignee: Ricoh Company, Ltd.Inventors: Toshihiko Makino, Atsushi Koyanagi
-
Patent number: 8188583Abstract: To improve the heat dissipation characteristics of a semiconductor device. The semiconductor device has a die pad, a heat dissipating plate in the form of a frame arranged between the die pad and a plurality of leads so as to surround the die pad, a plurality of members that connect the die pad and the inner edge of the heat dissipating plate, and a suspension lead linked to the outer extension of the heat dissipating plate, wherein a semiconductor chip the outer shape of which is larger than the die pad is mounted over the die pad and the members. The top surface of the die pad and the top surface of the members at the part in opposition to the back surface of the semiconductor chip are bonded to the back surface of the semiconductor chip in their entire surfaces with a silver paste.Type: GrantFiled: March 25, 2010Date of Patent: May 29, 2012Assignee: Renesas Electronics CorporationInventors: Junichi Arita, Kazuko Hanawa, Makoto Nishimura
-
Patent number: 8183088Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: June 25, 2010Date of Patent: May 22, 2012Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Byoung-Ok Lee